阅读说明：本技术 一种高增益高带宽的可变增益放大器及放大器芯片 (High-gain high-bandwidth variable gain amplifier and amplifier chip ) 是由 李丹 杨栋 史勇俊 于 2020-04-20 设计创作，主要内容包括：本发明公开了一种高增益高带宽的可变增益放大器及放大器芯片,可变增益放大器包括两级设置的跨导放大器和跨阻放大器；其中,第一级跨导放大器,其输入端接受输入信号,将输入的电压信号进行放大并转化为电流信号；第二级跨阻放大器,其输入端与第一级跨导放大器的输出端相连,用于进一步将信号放大并将电流信号转化为电压信号。可变增益放大器芯片采用所述的可变增益放大器。本发明在改变可变增益放大器第二级TIA的增益的时候,只改变输入端跨接的可变电阻的阻值,不会影响TIA的稳定性,并且在大信号的情况下使输入电阻会降低,从而可以提高线性度。本发明应用于100G/200G/400G以太网中PAM-4模式传输和相干光检测的高速光接收芯片。(The invention discloses a high-gain high-bandwidth variable gain amplifier and an amplifier chip, wherein the variable gain amplifier comprises a transconductance amplifier and a trans-impedance amplifier which are arranged in two stages; the input end of the first-stage transconductance amplifier receives an input signal, amplifies the input voltage signal and converts the amplified voltage signal into a current signal; and the input end of the second-stage trans-impedance amplifier is connected with the output end of the first-stage trans-impedance amplifier and is used for further amplifying the signal and converting the current signal into a voltage signal. The variable gain amplifier chip adopts the variable gain amplifier. When the gain of the second-stage TIA of the variable gain amplifier is changed, the invention only changes the resistance value of the variable resistor connected across the input end, does not influence the stability of the TIA, and reduces the input resistor under the condition of large signals, thereby improving the linearity. The invention is applied to the high-speed optical receiving chip for PAM-4 mode transmission and coherent light detection in 100G/200G/400G Ethernet.)

1. A high-gain high-bandwidth variable gain amplifier is characterized by comprising a transconductance amplifier and a transimpedance amplifier which are arranged in two stages; wherein the content of the first and second substances,

the input end of the first-stage transconductance amplifier receives an input signal, amplifies the input voltage signal and converts the amplified voltage signal into a current signal;

and the input end of the second-stage trans-impedance amplifier is connected with the output end of the first-stage trans-impedance amplifier and is used for further amplifying the signal and converting the current signal into a voltage signal.

2. The high-gain high-bandwidth variable gain amplifier according to claim 1, wherein the transconductance amplifier adopts two pairs of differential input tubes, both adopting a source-level negative feedback structure;

the input tube of the first differential pair is composed of two P-type MOS tubes M5 and M6, the load is composed of two N-type MOS tubes M1 and M2, and the negative feedback resistors are all variable resistors R_s；

In the second pair of differential pairs, the input tube is composed of two P-type MOS tubes M7 and M8, the load is composed of two N-type MOS tubes M3 and M4, and the negative feedback resistors are all variable resistors R_s1；

The first pair of differential pairs are connected as follows:

the gate end of M5 is connected with the gate ends of input ends VINN and M7, the source end of M5 is connected with a current source I1 and a resistor Rs, and the drain end of M5 is connected with the drains of output ends VOUTP and M1;

the gate end of M6 is connected with the gate ends of input ends VINPP and M8, the source end of M6 is connected with a current source I2 and a resistor Rs, and the drain end of M6 is connected with the drain ends of output ends VOUTN and M2;

the grid end of the M1 is connected with the drain ends of the resistors Rp1 and M7 and the drain end of the M3, the source end of the M1 is connected with the ground, and the drain end of the M1 is connected with the drain ends of the output ends VOUTP and M5;

the grid end of the M2 is connected with the drain ends of the resistors Rp2 and M8 and the drain end of the M4, the source end of the M2 is connected with the ground, and the drain end of the M2 is connected with the drain ends of the output ends VOUTN and M6;

one end of the resistor Rs is connected with the source ends of the current sources I1 and M5, and the other end of the resistor Rs is connected with the source ends of the current sources I2 and M6;

the connection mode of the second pair of differential pairs is as follows:

the gate end of M7 is connected with the gate ends of input ends VINN and M5, the source end of M7 is connected with a current source I3 and a resistor Rs1, and the drain end of M7 is connected with the gate end of M1 and the drain ends of resistors Rp1 and M3;

the gate end of M8 is connected with the gate ends of input ends VINP and M6, the source end of M8 is connected with a current source I4 and a resistor Rs1, and the drain end of M8 is connected with the gate end of M2 and the drain ends of resistors Rp2 and M4;

the gate end of the M3 is connected with the resistor Rp1, the source end of the M3 is grounded, and the drain end of the M3 is connected with the gate ends of the resistors Rp1 and M1 and the drain end of the M7;

the gate end of the M4 is connected with the resistor Rp2, the source end of the M4 is grounded, and the drain end of the M4 is connected with the gate ends of the resistors Rp2 and M2 and the drain end of the M8;

one end of a resistor Rp1 is connected with the gate end of M1, the drain end of M7 and the drain end of M3, and the other end of the resistor Rp1 is connected with the gate end of M3;

one end of a resistor Rp2 is connected with the gate end of M2, the drain end of M8 and the drain end of M4, and the other end of the resistor Rp2 is connected with the gate end of M4;

resistance R_s1One end of the resistor R is connected with the source ends of the current sources I3 and M7_s1The other end is connected with the source ends of the current source I4 and M8.

3. The high-gain high-bandwidth variable gain amplifier according to claim 2, wherein the transimpedance amplifier is formed by a feed-forward path and a feedback path, the feed-forward path is in the structure of an inverter, the performance is changed by a variable resistor, and the performance is compensated by an inductor; the feedback circuit adopts a resistance feedback mode;

the feed-forward path consists of two P-type MOS tubes M9 and M10, three N-type MOS tubes M11, M12 and M13, a current source Itail and two inductors L5 and L6;

the feedback circuit consists of a resistor RF1 and a resistor RF 2;

the connection mode of the feedforward circuit is as follows:

the gate end of M9 is connected with the gate ends of resistors RF1 and M11 and the drain ends of input ends VINN and M13, the source end of M9 is connected with the source ends of current sources Itail and M10, and the drain end of M9 is connected with the drain ends of resistors RF1, inductors L5 and M11;

the gate end of M10 is connected with the gate ends of resistors RF2 and M12 and the gate ends of input ends VINP and M13, the source end of M10 is connected with the source ends of current sources Itail and M9, and the drain end of M10 is connected with the drain ends of resistors RF2, inductors L6 and M12;

the gate end of M11 is connected with the drain ends of input ends VINN and M13 and the gate ends of resistors RF1 and M9, the source end of M11 is connected with the ground, and the drain end of M11 is connected with the drain ends of a resistor RF1, an inductor L5 and an inductor M9;

the gate end of M12 is connected with the source ends of input ends VINP and M13 and the gate ends of resistors RF2 and M10, the source end of M12 is connected with the ground, and the drain end of M12 is connected with the drain ends of a resistor RF2, an inductor L6 and an inductor M10;

the gate end of M13 is connected with input end VGA _ Ctrl, the source end of M13 is connected with input end VINP, the gate end of M10, the gate end of M12 and resistor RF2, the drain end of M13 is connected with input end VINN, the gate end of M9, the gate end of M11 and resistor RF 1;

one end of an inductor L5 is connected with the drain terminals of the resistors RF1 and M9 and the drain terminal of the resistor M11, and the other end of the inductor L5 is connected with an output terminal VOUTP;

one end of an inductor L6 is connected with the drain terminals of the resistors RF2 and M10 and the drain terminal of the resistor M12, and the other end of the inductor L6 is connected with an output terminal VOUTN;

the feedback circuit is connected in the following way:

one end of the resistor RF1 is connected with the input end VINN, the gate end of the M9, the gate end of the M11 and the drain end of the M13, and the other end of the resistor RF1 is connected with the drain ends of the inductors L5 and M9 and the drain end of the M11;

one end of the resistor RF2 is connected with the input end VINP, the gate end of the M10, the gate end of the M12 and the source end of the M13, and the other end of the resistor RF2 is connected with the drain ends of the inductors L6 and M10 and the drain end of the M12.

4. A high-gain high-bandwidth variable gain amplifier chip, characterized in that a high-gain high-bandwidth variable gain amplifier of any one of claims 1 to 3 is used.

Technical Field

The invention belongs to the technical field of optical communication chip design, and particularly relates to a high-gain high-bandwidth variable gain amplifier and an amplifier chip.

Background

In recent years, with the continuous popularization and development of cloud computing, high-performance computing, high-definition video on demand and the like, high-bandwidth network applications are ubiquitous, and the network bandwidth of a core and data center is increasing at an exponential rate. From the early 10Gb/s and 40Gb/s Ethernet to the mature commercial use of the 100Gb/s technology, the industry is further accelerated to advance the development and industrialization process of the 400Gb/s or even 1Tb/s ultra-high speed transmission technology, and the demand for larger capacity and higher transmission rate is higher in the future.

An optical receiver generally includes a transimpedance amplifier (TIA), a Variable Gain Amplifier (VGA), a data clock recovery Circuit (CDR), and the like. The optical signal from the optical fiber is received by the photodetector to generate a photocurrent proportional to the intensity of the received light. The trans-impedance amplifier amplifies the photocurrent and converts the photocurrent into a voltage signal, and the voltage signal is further amplified by the VGA so that the voltage signal can be processed by the CDR.

The main performance indicators of a variable gain amplifier include bandwidth, gain and linearity. The circuit must have sufficient bandwidth for signal transmission quality. Because the TIA output is small and the input signal required by CDR is large, a VGA with high gain is required for amplification, and the gain of VGA is generally not less than 20 dB. Currently, PAM-4 modulation has replaced NRZ modulation at 50Gb/s and above, thus requiring the amplification circuit to operate in the linear region all the time; in contrast, NRZ modulation does not have high requirements on circuit linearity. For the PAM-4 signal, in order to ensure that 4 levels can be well distinguished, the 4 levels are required to be distributed at equal intervals, so that the circuit has high requirements on linearity.

Common VGA architectures include: the VGA is based on a Gilbert unit, because output nodes of the VGA are connected with 4 output tubes, parasitic capacitance is large, and in addition, when gain is changed, half of the input tubes can cause reduction of linearity because of reduction of current, and the VGA is not beneficial to signal transmission; the VGA can generate an in-band zero point due to the fact that a large capacitor is added in a source stage by changing a common source amplifier of a source feedback resistor, and therefore multi-degree peaking is generated in frequency response to influence signal transmission quality. Therefore, the performance of the VGA circuits is compromised, and thus high-speed optical communication systems are required to have VGAs with high gain, high bandwidth, and high linearity.

Disclosure of Invention

The technical problem to be solved by the present invention is to provide a high-gain high-bandwidth variable gain amplifier and an amplifier chip, which solve the high requirements of the system on the bandwidth and the gain, thereby achieving excellent performance.

The invention is realized by adopting the following technical scheme:

a high-gain high-bandwidth variable gain amplifier comprises a transconductance amplifier and a trans-impedance amplifier which are arranged in two stages; the input end of the first-stage transconductance amplifier receives an input signal, amplifies the input voltage signal and converts the amplified voltage signal into a current signal; and the input end of the second-stage trans-impedance amplifier is connected with the output end of the first-stage trans-impedance amplifier and is used for further amplifying the signal and converting the current signal into a voltage signal.

The invention has the further improvement that the transconductance amplifier adopts two pairs of differential input tubes, and both adopt a source negative feedback structure;

the input tube of the first differential pair is composed of two P-type MOS tubes M5 and M6, the load is composed of two N-type MOS tubes M1 and M2, and the negative feedback resistors are all variable resistors R_s；

In the second pair of differential pairs, the input tube is composed of two P-type MOS tubes M7 and M8, the load is composed of two N-type MOS tubes M3 and M4, and the negative feedback resistors are all variable resistors R_s1；

The first pair of differential pairs are connected as follows:

the gate end of M5 is connected with the gate ends of input ends VINN and M7, the source end of M5 is connected with a current source I1 and a resistor Rs, and the drain end of M5 is connected with the drains of output ends VOUTP and M1;

the gate end of M6 is connected with the gate ends of input ends VINPP and M8, the source end of M6 is connected with a current source I2 and a resistor Rs, and the drain end of M6 is connected with the drain ends of output ends VOUTN and M2;

the grid end of the M1 is connected with the drain ends of the resistors Rp1 and M7 and the drain end of the M3, the source end of the M1 is connected with the ground, and the drain end of the M1 is connected with the drain ends of the output ends VOUTP and M5;

the grid end of the M2 is connected with the drain ends of the resistors Rp2 and M8 and the drain end of the M4, the source end of the M2 is connected with the ground, and the drain end of the M2 is connected with the drain ends of the output ends VOUTN and M6;

one end of the resistor Rs is connected with the source ends of the current sources I1 and M5, and the other end of the resistor Rs is connected with the source ends of the current sources I2 and M6;

the connection mode of the second pair of differential pairs is as follows:

the gate end of M7 is connected with the gate ends of input ends VINN and M5, the source end of M7 is connected with a current source I3 and a resistor Rs1, and the drain end of M7 is connected with the gate end of M1 and the drain ends of resistors Rp1 and M3;

the gate end of M8 is connected with the gate ends of input ends VINP and M6, the source end of M8 is connected with a current source I4 and a resistor Rs1, and the drain end of M8 is connected with the gate end of M2 and the drain ends of resistors Rp2 and M4;

the gate end of the M3 is connected with the resistor Rp1, the source end of the M3 is grounded, and the drain end of the M3 is connected with the gate ends of the resistors Rp1 and M1 and the drain end of the M7;

the gate end of the M4 is connected with the resistor Rp2, the source end of the M4 is grounded, and the drain end of the M4 is connected with the gate ends of the resistors Rp2 and M2 and the drain end of the M8;

one end of a resistor Rp1 is connected with the gate end of M1, the drain end of M7 and the drain end of M3, and the other end of the resistor Rp1 is connected with the gate end of M3;

one end of a resistor Rp2 is connected with the gate end of M2, the drain end of M8 and the drain end of M4, and the other end of the resistor Rp2 is connected with the gate end of M4;

resistance R_s1One end of the resistor R is connected with the source ends of the current sources I3 and M7_s1The other end is connected with the source ends of the current source I4 and M8.

The invention has the further improvement that the trans-impedance amplifier is formed by adopting a feedforward path and a feedback path, the feedforward path adopts a structure of an inverter, the performance is changed by adopting a variable resistor, and the performance compensation is carried out by adopting an inductor; the feedback circuit adopts a resistance feedback mode;

the feed-forward path consists of two P-type MOS tubes M9 and M10, three N-type MOS tubes M11, M12 and M13, a current source Itail and two inductors L5 and L6;

the feedback circuit consists of a resistor RF1 and a resistor RF 2;

the connection mode of the feedforward circuit is as follows:

the gate end of M9 is connected with the gate ends of resistors RF1 and M11 and the drain ends of input ends VINN and M13, the source end of M9 is connected with the source ends of current sources Itail and M10, and the drain end of M9 is connected with the drain ends of resistors RF1, inductors L5 and M11;

the gate end of M10 is connected with the gate ends of resistors RF2 and M12 and the gate ends of input ends VINP and M13, the source end of M10 is connected with the source ends of current sources Itail and M9, and the drain end of M10 is connected with the drain ends of resistors RF2, inductors L6 and M12;

the gate end of M11 is connected with the drain ends of input ends VINN and M13 and the gate ends of resistors RF1 and M9, the source end of M11 is connected with the ground, and the drain end of M11 is connected with the drain ends of a resistor RF1, an inductor L5 and an inductor M9;

the gate end of M12 is connected with the source ends of input ends VINP and M13 and the gate ends of resistors RF2 and M10, the source end of M12 is connected with the ground, and the drain end of M12 is connected with the drain ends of a resistor RF2, an inductor L6 and an inductor M10;

the gate end of M13 is connected with input end VGA _ Ctrl, the source end of M13 is connected with input end VINP, the gate end of M10, the gate end of M12 and resistor RF2, the drain end of M13 is connected with input end VINN, the gate end of M9, the gate end of M11 and resistor RF 1;

one end of an inductor L5 is connected with the drain terminals of the resistors RF1 and M9 and the drain terminal of the resistor M11, and the other end of the inductor L5 is connected with an output terminal VOUTP;

one end of an inductor L6 is connected with the drain terminals of the resistors RF2 and M10 and the drain terminal of the resistor M12, and the other end of the inductor L6 is connected with an output terminal VOUTN;

the feedback circuit is connected in the following way:

one end of the resistor RF1 is connected with the input end VINN, the gate end of the M9, the gate end of the M11 and the drain end of the M13, and the other end of the resistor RF1 is connected with the drain ends of the inductors L5 and M9 and the drain end of the M11;

one end of the resistor RF2 is connected with the input end VINP, the gate end of the M10, the gate end of the M12 and the source end of the M13, and the other end of the resistor RF2 is connected with the drain ends of the inductors L6 and M10 and the drain end of the M12.

A high-gain high-bandwidth variable gain amplifier chip adopts the high-gain high-bandwidth variable gain amplifier.

Compared with the prior art, the invention has at least the following beneficial technical effects:

the variable gain amplifier with high gain and high bandwidth provided by the invention adopts a two-stage structure, and the gain of the two-stage circuit structure is variable, so that the effect of high gain can be obtained; the transconductance amplifier adopted by the first stage changes the gain by changing the resistance value of the feedback resistor instead of changing the current, so that the linearity of the circuit is not reduced; the first-stage transconductance amplifier adopts a mirror-image circuit structure, the transconductance of the circuit is increased, and the gain of the amplifier is increased; the second-stage trans-impedance amplifier changes the gain by changing the size of the parallel resistor, so that the stability of the circuit is not influenced when the gain is changed, the linearity of the circuit can be kept unchanged along with the increase of an input signal, and the complexity of the circuit is reduced; the second-stage trans-impedance amplifier is parallel-parallel feedback, so that the output impedance of an output point is reduced, and the bandwidth of the circuit is increased.

The variable gain amplifier chip with high gain and high bandwidth provided by the invention can be widely applied to a high-speed optical communication system due to the high bandwidth performance; because of the characteristic of high linearity, the method can be widely applied to high-order signal transmission systems; because of its high gain performance, it can be widely applied to optical receiver and optical transmitter system; because each performance is excellent, the chip can be widely applied to high-speed optical receiving chips of PAM-4 mode transmission and coherent light detection in 100G/200G/400G Ethernet.

In conclusion, at the receiving end of optical communication, the invention can ensure both the high gain and the high bandwidth of the variable gain amplifier, and can ensure the high linearity of signal transmission in the transmission of PAM-4 signals; meanwhile, when the gain is changed, the stability of the system is not influenced.

Drawings

FIG. 1 is a schematic diagram of a variable gain amplifier design according to the present invention;

FIG. 2 is a schematic diagram of a transconductance amplifier design according to the present invention;

FIG. 3 is a schematic diagram of a conventional transimpedance amplifier design;

FIG. 4 is a schematic diagram of a transimpedance stage amplifier design according to the present invention;

FIG. 5 is a schematic diagram of a transimpedance stage amplifier circuit design according to the present invention;

FIG. 6 is a schematic diagram of a variable gain amplifier applied to a 28nm CMOS process according to the present invention.

Detailed Description

The invention is further described below with reference to the following figures and examples.

The invention provides a high-gain high-bandwidth variable gain amplifier, which comprises a transconductance amplifier and a transimpedance amplifier which are arranged in two stages; the input end of the first-stage transconductance amplifier receives an input signal, amplifies the input voltage signal and converts the amplified voltage signal into a current signal; and the input end of the second-stage trans-impedance amplifier is connected with the output end of the first-stage trans-impedance amplifier and is used for further amplifying the signal and converting the current signal into a voltage signal.

The transconductance amplifier adopts two pairs of differential input tubes and adopts a source-level negative feedback structure.

The input tube of the first differential pair is composed of two P-type MOS tubes M5 and M6, the load is composed of two N-type MOS tubes M1 and M2, and the negative feedback resistors are all variable resistors R_s(ii) a In the second pair of differential pairs, the input tube is composed of two P-type MOS tubes M7 and M8, the load is composed of two N-type MOS tubes M3 and M4, and the negative feedback resistors are all variable resistors R_s1。

The first pair of differential pairs are connected as follows:

the gate end of M5 is connected with the gate ends of input ends VINN and M7, the source end of M5 is connected with a current source I1 and a resistor Rs, and the drain end of M5 is connected with the drains of output ends VOUTP and M1; the gate end of M6 is connected with the gate ends of input ends VINPP and M8, the source end of M6 is connected with a current source I2 and a resistor Rs, and the drain end of M6 is connected with the drain ends of output ends VOUTN and M2; the grid end of the M1 is connected with the drain ends of the resistors Rp1 and M7 and the drain end of the M3, the source end of the M1 is connected with the ground, and the drain end of the M1 is connected with the drain ends of the output ends VOUTP and M5; the grid end of the M2 is connected with the drain ends of the resistors Rp2 and M8 and the drain end of the M4, the source end of the M2 is connected with the ground, and the drain end of the M2 is connected with the drain ends of the output ends VOUTN and M6; one end of the resistor Rs is connected with the source ends of the current sources I1 and M5, and the other end of the resistor Rs is connected with the source ends of the current sources I2 and M6.

The connection mode of the second pair of differential pairs is as follows:

the gate end of M7 is connected with the gate ends of input ends VINN and M5, the source end of M7 is connected with a current source I3 and a resistor Rs1, and the drain end of M7 is connected with the gate end of M1 and the drain ends of resistors Rp1 and M3; the gate end of M8 is connected with the gate ends of input ends VINP and M6, the source end of M8 is connected with a current source I4 and a resistor Rs1, and the drain end of M8 is connected with the gate end of M2 and the drain ends of resistors Rp2 and M4; the gate end of the M3 is connected with the resistor Rp1, the source end of the M3 is grounded, and the drain end of the M3 is connected with the gate ends of the resistors Rp1 and M1 and the drain end of the M7; the gate end of the M4 is connected with the resistor Rp2, the source end of the M4 is grounded, and the drain end of the M4 is connected with the gate ends of the resistors Rp2 and M2 and the drain end of the M8; one end of a resistor Rp1 is connected with the gate end of M1, the drain end of M7 and the drain end of M3, and the other end of the resistor Rp1 is connected with the gate end of M3; one end of a resistor Rp2 is connected with the gate end of M2, the drain end of M8 and the drain end of M4, and the other end of the resistor Rp2 is connected with the gate end of M4; resistance R_s1One end of the resistor R is connected with the source ends of the current sources I3 and M7_s1The other end is connected with the source ends of the current source I4 and M8.

The trans-impedance amplifier is composed of a feedforward path and a feedback path, the feedforward path adopts a structure of an inverter, a variable resistor is adopted to change the performance, and an inductor is adopted to perform performance compensation; the feedback circuit adopts a resistance feedback mode; the feed-forward path consists of two P-type MOS tubes M9 and M10, three N-type MOS tubes M11, M12 and M13, a current source Itail and two inductors L5 and L6; the feedback circuit consists of a resistor RF1 and a resistor RF 2.

The connection mode of the feedforward circuit is as follows:

the gate end of M9 is connected with the gate ends of resistors RF1 and M11 and the drain ends of input ends VINN and M13, the source end of M9 is connected with the source ends of current sources Itail and M10, and the drain end of M9 is connected with the drain ends of resistors RF1, inductors L5 and M11; the gate end of M10 is connected with the gate ends of resistors RF2 and M12 and the gate ends of input ends VINP and M13, the source end of M10 is connected with the source ends of current sources Itail and M9, and the drain end of M10 is connected with the drain ends of resistors RF2, inductors L6 and M12; the gate end of M11 is connected with the drain ends of input ends VINN and M13 and the gate ends of resistors RF1 and M9, the source end of M11 is connected with the ground, and the drain end of M11 is connected with the drain ends of a resistor RF1, an inductor L5 and an inductor M9; the gate end of M12 is connected with the source ends of input ends VINP and M13 and the gate ends of resistors RF2 and M10, the source end of M12 is connected with the ground, and the drain end of M12 is connected with the drain ends of a resistor RF2, an inductor L6 and an inductor M10; the gate end of M13 is connected with input end VGA _ Ctrl, the source end of M13 is connected with input end VINP, the gate end of M10, the gate end of M12 and resistor RF2, the drain end of M13 is connected with input end VINN, the gate end of M9, the gate end of M11 and resistor RF 1; one end of an inductor L5 is connected with the drain terminals of the resistors RF1 and M9 and the drain terminal of the resistor M11, and the other end of the inductor L5 is connected with an output terminal VOUTP; one end of the inductor L6 is connected with the drain terminals of the resistors RF2 and M10 and the drain terminal of the resistor M12, and the other end of the inductor L6 is connected with the output terminal VOUTN.

The feedback circuit is connected in the following way:

one end of the resistor RF1 is connected with the input end VINN, the gate end of the M9, the gate end of the M11 and the drain end of the M13, and the other end of the resistor RF1 is connected with the drain ends of the inductors L5 and M9 and the drain end of the M11; one end of the resistor RF2 is connected with the input end VINP, the gate end of the M10, the gate end of the M12 and the source end of the M13, and the other end of the resistor RF2 is connected with the drain ends of the inductors L6 and M10 and the drain end of the M12.

The invention provides a high-gain high-bandwidth variable gain amplifier chip, which adopts the high-gain high-bandwidth variable gain amplifier.