阅读说明：本技术 一种适用于双星编队的半物理仿真校时系统及校时方法 (Semi-physical simulation time correction system and method suitable for double-star formation ) 是由 崔佳 陈筠力 王文妍 王嘉轶 刘美师 何煜斌 完备 杨盛庆 朱郁斐 贾艳胜 于 2019-11-15 设计创作，主要内容包括：本发明公开了一种适用于双星编队的半物理仿真校时系统及校时方法,该系统包含以下：外部时钟源、若干时钟信号处理模块、及若干实时仿真机；且所述外部时钟源与所述若干时钟信号处理模块串行连接；所述若干实时仿真机分别并联在所述时钟信号处理模块上,并与该时钟信号处理模块形成闭合回路。该系统将若干时钟信号处理模块串行连接,根据外部时钟源信号建立统一的晶振信号,通过外部时钟源信号替代若干个实时仿真CPU的晶振频率,实现各个硬件频率时钟信号的统一,实现对所述若干时钟信号处理模块进行一致授时,并提供对外软硬件接口,适用于不同的仿真环境和系统环境,使用方便,提高了系统的仿真频率,从而提高仿真精度。(The invention discloses a semi-physical simulation time correction system and a time correction method suitable for double-star formation, wherein the system comprises the following components: the system comprises an external clock source, a plurality of clock signal processing modules and a plurality of real-time simulators; the external clock source is connected with the plurality of clock signal processing modules in series; the real-time simulators are respectively connected in parallel to the clock signal processing module and form a closed loop with the clock signal processing module. The system connects a plurality of clock signal processing modules in series, establishes a uniform crystal oscillator signal according to an external clock source signal, replaces the crystal oscillator frequency of a plurality of real-time simulation CPUs (central processing units) through the external clock source signal, realizes the uniformity of each hardware frequency clock signal, realizes the uniform time service of the plurality of clock signal processing modules, provides external software and hardware interfaces, is suitable for different simulation environments and system environments, is convenient to use, improves the simulation frequency of the system, and improves the simulation precision.)

1. A semi-physical simulation timing system suitable for two-star formation, the system comprising: the system comprises an external clock source, a plurality of clock signal processing modules and a plurality of real-time simulators;

the external clock source is connected with the plurality of clock signal processing modules in series; the real-time simulators are respectively in signal interaction with the clock signal processing module and form a closed loop with the clock signal processing module;

the clock source sends out a first signal, the first signal is divided into two paths to be output, and one path of the first signal is output to the frequency dividing circuit and is marked as a second signal; the other path of the signal is output to a next clock signal processing module which is connected in series in sequence and is recorded as a third signal;

the clock signal processing module comprises a frequency division circuit and an FPGA driving module; the frequency division circuit, the real-time simulator and the FPGA driving module are sequentially connected to form a signal closed loop;

the real-time simulator comprises a real-time simulation CPU and a DA board card, and the DA board card converts a second signal into a fourth signal and outputs the fourth signal to the FPGA driving module;

the FPGA driving module receives the fourth signal, performs task processing on the fourth signal, and outputs a fifth signal to the frequency division circuit;

and the frequency division circuit performs frequency division processing on the fifth signal and outputs a sixth signal to the real-time simulator, and the sixth signal replaces the real-time crystal oscillator frequency of the real-time simulator.

2. The semi-physical simulation timing system for two-star formation according to claim 1, wherein the output end of the clock source adopts high frequency signal output and has sine and/or square wave signal output.

3. The semi-physical simulation timing system for two-star formation as claimed in claim 1, wherein said frequency dividing circuit receives the first signals all from said clock source.

4. The semi-physical simulation timing system suitable for two-star formation according to claim 1, wherein a driver is provided on the real-time simulation CPU.

5. The semi-physical simulation timing system suitable for the double-star formation as claimed in claim 4, wherein the simulation step lengths ti of the plurality of real-time simulators are consistent, the corresponding initialization voltages Vi are consistent, and the initialization frequencies f0 of the plurality of real-time simulators are consistent.

6. A time correction method of the semi-physical simulation time correction system suitable for the double-star formation according to any one of claims 1 to 5, characterized by comprising the following steps:

s1: determining the signal characteristic of the clock source and a clock source signal output interface;

s2: determining an application interface of each simulation system;

s3: determining an operating system of a real-time simulation program according to the real-time simulation system;

s4: connecting a clock source with each clock signal processing module in series;

s5: and electrifying the simulation timing system to perform autonomous timing control.

7. The timing method of the semi-physical simulation timing system for the two-star formation as claimed in claim 6, wherein in the step S5, the specific steps of performing the autonomous timing control are as follows:

s5.1, after a clock source sends a first signal to a first clock signal processing module, the first signal is divided into two paths of signals, wherein one path of signal enters a frequency division circuit and is marked as a second signal, and the frequency division circuit transmits the second signal to the real-time simulator; the other path of signal is directly transferred and output to a next sequential clock signal processing module and is marked as a third signal;

s5.2, the real-time simulator converts the second signal into a fourth signal through the DA board card and outputs the fourth signal to the FPGA driving module;

s5.3, the FPGA driving module performs task processing on the fourth signal and outputs a fifth signal to the frequency division circuit for frequency division processing;

and S5.4, outputting a sixth signal to the real-time simulator by the frequency dividing circuit to replace the real-time crystal oscillator frequency in the real-time simulator.

8. The semi-physical simulation timing system for two-star formation as claimed in claim 7, wherein said clock signal processing module performs the following task processing:

step one, setting a simulation step ti of the real-time simulator and an initialization voltage Vi corresponding to the simulation step ti;

vi ═ Φ (ti), where i is the number of simulation steps, and i is an integer greater than 1;

setting an initialization frequency fi corresponding to an initialization voltage Vi in the FPGA driving module;

fi＝ф(Vi)；

step three, the FPGA driving module acquires the frequency f0 of a fourth signal, and judges the frequency f0 and the initialization frequency fi:

if fi/f0 is larger than or equal to k, frequency division processing is not carried out on the frequency f0 of the fourth signal;

if fi/f0 < k, proceed to 2 for the frequency f0 of the fourth signal^{ln(100*(fi/f0))}Frequency division processing of (1);

wherein k is the lowest division reference coefficient.

Technical Field

The invention relates to the technical field of satellite testing, in particular to a semi-physical simulation time correction system and a time correction method suitable for double-satellite formation.

Background

A relatively mature time correction scheme in a semi-physical test system of a single satellite is a soft time service mode. The time service scheme generally uses the software running time of the attitude/orbit real-time simulation system or the running time of a CPU (central processing unit) of the attitude and orbit control system as a reference, and performs soft time service to the other side through the transmission process of a simulation time signal.

The double-star formation test engineering is less in application, is mostly digital simulation, and does not need a timing system. In the application of double-star formation test engineering, a single-star time service scheme has limitation, and cannot solve the problem of the consistency of absolute time of multiple simulation systems in a distributed system, so that after long-time simulation, the time error among the simulation systems is large, and the real-time performance and the simulation result of the system are influenced.

Disclosure of Invention

The invention aims to provide a hardware time service method based on an external clock reference, which unifies the crystal oscillator frequency of each real-time operating system in a system, thereby improving the consistency of the system in simulation and ensuring the simulation accuracy of the system.

In order to achieve the above object, the present invention provides a semi-physical simulation timing system and a timing method suitable for a two-star formation, the system comprises the following components: the system comprises an external clock source, a plurality of clock signal processing modules and a plurality of real-time simulators;

the external clock source is connected with the plurality of clock signal processing modules in series; the real-time simulators are respectively in signal interaction with the clock signal processing module and form a closed loop with the clock signal processing module;

the clock source sends out a first signal, the first signal is divided into two paths to be output, and one path of the first signal is output to the frequency dividing circuit and is marked as a second signal; the other path of the signal is output to a next clock signal processing module which is connected in series in sequence and is recorded as a third signal;

the clock signal processing module comprises a frequency division circuit and an FPGA driving module; the frequency division circuit, the real-time simulator and the FPGA driving module are sequentially connected to form a signal closed loop;

the real-time simulator comprises a real-time simulation CPU and a DA board card, and the DA board card converts a second signal into a fourth signal and outputs the fourth signal to the FPGA driving module;

the FPGA driving module receives the fourth signal, performs task processing on the fourth signal, and outputs a fifth signal to the frequency division circuit;

and the frequency division circuit performs frequency division processing on the fifth signal and outputs a sixth signal to the real-time simulator, and the sixth signal replaces the real-time crystal oscillator frequency of the real-time simulator.

Preferably, the output end of the clock source adopts high-frequency signal output and is provided with sine and/or square wave signal output.

Preferably, the first signals received by the frequency dividing circuits are all derived from the clock source.

Preferably, the real-time simulation CPU is provided with a driving program.

Preferably, the simulation step lengths ti of the plurality of real-time simulation machines are all the same, the corresponding initialization voltages Vi are all the same, and the initialization frequencies f0 of the plurality of real-time simulation machines are the same.

The invention also provides a time correction method of the semi-physical simulation time correction system suitable for the double-star formation, which comprises the following steps:

s1: determining the signal characteristic of the clock source and a clock source signal output interface;

s2: determining an application interface of each simulation system;

s3: determining an operating system of a real-time simulation program according to the real-time simulation system;

s4: connecting a clock source with each clock signal processing module in series;

s5: and electrifying the simulation timing system to perform autonomous timing control.

Preferably, the method performs autonomous timing control by the following specific steps:

s5.1, after a clock source sends a first signal to a first clock signal processing module, the first signal is divided into two paths of signals, wherein one path of signal enters a frequency division circuit and is marked as a second signal, and the frequency division circuit transmits the second signal to the real-time simulator; the other path of signal is directly transferred and output to a next sequential clock signal processing module and is marked as a third signal;

s5.2, the real-time simulator converts the second signal into a fourth signal through the DA board card and outputs the fourth signal to the FPGA driving module;

s5.3, the FPGA driving module performs task processing on the fourth signal and outputs a fifth signal to the frequency division circuit for frequency division processing;

and S5.4, outputting a sixth signal to the real-time simulator by the frequency dividing circuit to replace the real-time crystal oscillator frequency in the real-time simulator.

Preferably, the clock signal processing module performs the following task processing:

step one, setting a simulation step ti of the real-time simulator and an initialization voltage Vi corresponding to the simulation step ti;

vi ═ Φ (ti), where i is the number of simulation steps, and i is an integer greater than 1;

setting an initialization frequency fi corresponding to an initialization voltage Vi in the FPGA driving module;

fi＝ф(Vi)；

step three, the FPGA driving module acquires the frequency f0 of a fourth signal, and judges the frequency f0 and the initialization frequency fi:

if fi/f0 is larger than or equal to k, frequency division processing is not carried out on the frequency f0 of the fourth signal;

if fi/f0 < k, proceed to 2 for the frequency f0 of the fourth signal^{ln(100*(fi/f0))}Frequency division processing of (1);

wherein k is the lowest division reference coefficient.

The invention has the following beneficial effects:

the semi-physical simulation time correction system and the time correction method are suitable for double-star formation, the system establishes a unified crystal oscillator signal according to an external clock source signal and serial connection of a plurality of clock signal processing modules, the external clock source signal replaces the crystal oscillator frequency of a real-time simulation CPU, the unification of hardware frequency clock signals is realized, the time service of the clock signal processing modules is realized in a consistent manner, external software and hardware interfaces are provided, the system is suitable for different simulation environments and system environments, the use is convenient, the simulation frequency of the system is improved, and the simulation precision is improved.

Drawings

FIG. 1 is a schematic structural diagram of a semi-physical simulation timing system suitable for two-star formation according to the present invention.

Detailed Description

The technical solutions of the present invention will be described clearly and completely with reference to the accompanying drawings, and it should be understood that the described embodiments are some, but not all embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention. Fig. 1 is a schematic structural diagram of a semi-physical simulation timing system suitable for a two-star formation according to the present invention.