Power control device and control circuit thereof, integral comparator and method
阅读说明:本技术 功率控制装置及其控制电路、积分比较器以及方法 (Power control device and control circuit thereof, integral comparator and method ) 是由 沈扬智 董海 覃燕星 孙飞 于 2019-08-15 设计创作,主要内容包括:本申请公开了积分比较器、功率检测控制电路、功率控制装置以及功率控制基准序列的生成方法,积分比较器包括:第一输入端和第二输入端;积分比较器包括运算放大器、第一电阻、第一电容和第一二极管,运算放大器包括第三输入端、第四输入端,运算放大器的输出端为电路的输出端;第一电阻的一端耦接第一输入端,第一电阻的另一端耦接第三输入端,第一电容的一端耦接第三输入端,第一电容的另一端耦接运算放大器的输出端,第一二极管的负极耦接第三输入端,第一二极管的正极耦接输出端。通过上述方式,本申请能够提高信号控制的稳定性和准确度。(The application discloses integral comparator, power detection control circuit, power control device and power control reference sequence's generating method, integral comparator includes: a first input terminal and a second input terminal; the integral comparator comprises an operational amplifier, a first resistor, a first capacitor and a first diode, the operational amplifier comprises a third input end and a fourth input end, and the output end of the operational amplifier is the output end of the circuit; one end of the first resistor is coupled to the first input end, the other end of the first resistor is coupled to the third input end, one end of the first capacitor is coupled to the third input end, the other end of the first capacitor is coupled to the output end of the operational amplifier, the cathode of the first diode is coupled to the third input end, and the anode of the first diode is coupled to the output end. By means of the method, the stability and the accuracy of signal control can be improved.)
1. An integrating comparator, characterized in that the integrating comparator comprises a first input and a second input;
the operational amplifier comprises a third input end and a fourth input end, and the output end of the operational amplifier is the output end of the integral comparator;
one end of the first resistor is coupled to the first input end, the other end of the first resistor is coupled to the third input end, one end of the first capacitor is coupled to the third input end, the other end of the first capacitor is coupled to the output end of the operational amplifier, the negative electrode of the first diode is coupled to the third input end, and the positive electrode of the first diode is coupled to the output end.
2. The integral comparator of claim 1 further comprising a second diode and a second resistor;
the cathode of the second diode is coupled to the second input terminal, the anode of the second diode is coupled to the fourth input terminal, and the second resistor is connected in parallel with the second diode.
3. The integral comparator of claim 2 wherein the first diode and the second diode are each schottky diodes having a forward conduction voltage drop below a predetermined threshold.
4. The integral comparator of claim 2 further comprising a third resistor and a second capacitor;
the third resistor is coupled between the third input terminal and the output terminal of the operational amplifier after being connected in series with the second capacitor.
5. The integral comparator as claimed in claim 4, wherein the integral comparator further comprises: a fourth resistor and a third capacitor;
one end of the fourth resistor is coupled to the fourth input end, and the other end of the fourth resistor is coupled to a reference ground;
one end of the third capacitor is coupled to the fourth input end, and the other end of the third capacitor is coupled to a reference ground.
6. A power detection control circuit, comprising a power detector, a digital-to-analog converter, a controller and the integral comparator as claimed in any one of claims 1-5, wherein an input terminal of the power detector is coupled to a feedback power signal, an output terminal of the power detector is coupled to the first input terminal for outputting a voltage signal corresponding to the feedback power signal to the integral comparator, an output terminal of the controller is coupled to an input terminal of the digital-to-analog converter, and an output terminal of the digital-to-analog converter is coupled to the second input terminal;
the controller is used for generating and outputting a power control reference sequence to the digital-to-analog converter, and the digital-to-analog converter is used for receiving the power control reference sequence and outputting a power control reference voltage signal through digital-to-analog conversion;
the integral comparator is used for comparing and integrating the voltage signal corresponding to the input feedback power signal and the power control reference voltage signal and then outputting a power control signal.
7. The power detection control circuit of claim 6, wherein the controller is configured to generate and output a power control reference sequence to the digital-to-analog converter using at least one of an addition, a subtraction, and a shift.
8. The power detection control circuit of claim 7, wherein the controller is configured to initialize a power control configuration, obtain at least one set of operation parameters, where the operation parameters include at least one of a step size, a step number, and an addition, a subtraction, and a shift, and perform a calculation using each set of operation parameters to obtain at least one subsequence, where all the subsequences form the power control reference sequence, and output the power control reference sequence to the dac.
9. The power detection control circuit of claim 8, wherein the controller is configured to set generation parameters of a sequence and/or switch channels, the generation parameters of the sequence comprising an initial value of the sequence.
10. The power detection control circuit of claim 9, wherein the initial value is 0.
11. A power control apparatus comprising a power amplification circuit and a power detection control circuit according to any one of claims 6 or 7;
the power amplification circuit comprises a power amplifier and a directional coupler coupled with the power amplifier, wherein the directional coupler is used for inputting a feedback power signal obtained by coupling an output power signal of the power amplifier with the directional coupler to an input end of the power detector;
and the output end of the integral comparator is used for outputting a power control signal to control the grid voltage of the power amplifier.
12. A method for generating a power control reference sequence, comprising:
initializing a power control configuration;
and generating the power control reference sequence by adopting at least one operation method of addition, subtraction and shift.
13. The method of claim 9, wherein the step of initializing power control configuration comprises: setting generation parameters of a sequence and/or switching channels, wherein the generation parameters of the sequence comprise initial values of the sequence.
14. The method of claim 9, wherein the step of generating the power control reference sequence by at least one of addition, subtraction and shift comprises:
acquiring at least one group of operation parameters, wherein the operation parameters comprise step length, step number and at least one operation method of addition, subtraction and shift;
and respectively calculating by using each group of the operation parameters to obtain at least one subsequence, wherein all the subsequences form the power control reference sequence.
15. The method according to claim 10, wherein the initial value is 0.
Technical Field
The present invention relates to the field of power control technologies, and in particular, to an integral comparator, a power detection control circuit, a power control device, and a method for generating a power control reference sequence.
Background
The existing power control technology can be mainly summarized into two types, one is direct power control, and the other is closed loop power control.
The existing main flow technology mainly adopts a controller to collect forward power and compare the forward power with reference power for controlling, thereby realizing closed-loop power control of software. Although the closed-loop power control can ensure to obtain good power control precision, the design difficulty is high, and the technical performance such as the stability of the loop work is influenced due to poor design. And wherein the circuit design of the integrating comparator plays a crucial role.
Therefore, it is necessary to provide a power control apparatus and a control circuit thereof, an integral comparator, and a method for generating a power control reference sequence to solve the above problems.
Disclosure of Invention
The application mainly provides a power control device and a control circuit thereof, an integral comparator and a power control reference sequence generation method, so as to solve the technical problems of low signal control stability and accuracy in the prior art.
In order to solve the technical problem, the application adopts a technical scheme that: there is provided an integral comparator comprising: a first input terminal and a second input terminal; the operational amplifier comprises a third input end and a fourth input end, and the output end of the operational amplifier is the output end of the integral comparator; one end of the first resistor is coupled to the first input end, the other end of the first resistor is coupled to the third input end, one end of the first capacitor is coupled to the third input end, the other end of the first capacitor is coupled to the output end of the operational amplifier, the cathode of the first diode is coupled to the third input end, and the anode of the first diode is coupled to the output end.
In order to solve the above technical problem, another technical solution adopted by the present application is: there is provided a power detection control circuit including: the power detector, the digital-to-analog converter, the controller and the integral comparator are arranged in sequence, wherein the input end of the power detector is coupled with the feedback power signal, the output end of the power detector is coupled with the first input end and used for outputting a voltage signal corresponding to the feedback power signal to the integral comparator, the output end of the controller is coupled with the input end of the digital-to-analog converter, and the output end of the digital-to-analog converter is coupled with the second input end; the controller is used for generating and outputting a power control reference sequence to the digital-to-analog converter, and the digital-to-analog converter is used for receiving the power control reference sequence and outputting a power control reference voltage signal through digital-to-analog conversion; the integral comparator is used for comparing and integrating a voltage signal corresponding to the input feedback power signal and a power control reference voltage signal and then outputting a power control signal.
In order to solve the above technical problem, another technical solution adopted by the present application is: provided is a power control device including: a power amplification circuit and a power detection control circuit as described above; the power amplification circuit comprises a power amplifier and a directional coupler coupled with the power amplifier, wherein the directional coupler is used for inputting a feedback power signal obtained by coupling an output power signal of the power amplifier with the directional coupler to the input end of the power detector; the output end of the integral comparator is used for outputting a power control signal to control the grid voltage of the power amplifier.
In order to solve the above technical problem, another technical solution adopted by the present application is: provided is a method for generating a power control reference sequence, the method comprising: initializing a power control configuration; and generating the power control reference sequence by adopting at least one operation method of addition, subtraction and shift.
The beneficial effect of this application is: be different from prior art's condition, this application is coupled the third input through the negative pole that sets up first diode, and the output is coupled to the positive pole of first diode for first diode can switch on when the signal of third input rises fast, reduces the risk that the signal overshoots appears in the output, realizes the steady rising of the signal of third input, reduces the adjacent way interference of transient state, thereby improves signal control's stability and degree of accuracy.
Drawings
FIG. 1 is a schematic circuit diagram of a first embodiment of an integral comparator according to the present application;
FIG. 2 is a schematic circuit diagram of a second embodiment of an integral comparator according to the present application;
FIG. 3 is a schematic circuit diagram of a third embodiment of an integral comparator according to the present application;
FIG. 4 is a schematic circuit diagram of a fourth embodiment of an integral comparator according to the present application;
FIG. 5 is a block diagram of an embodiment of a power detection control circuit of the present application;
FIG. 6 is a schematic diagram of a power detector of the embodiment of the power detection control circuit of FIG. 5;
FIG. 7 is a block diagram of an embodiment of a power control apparatus of the present application;
FIG. 8 is a schematic circuit diagram of a directional coupler of the power control apparatus of FIG. 7;
FIG. 9 is a flow chart illustrating a method for generating a power control reference sequence according to the present application;
fig. 10 is a detailed flowchart of step S120 of the method for generating a power control reference sequence in fig. 9;
FIG. 11 is another schematic flow chart of a method for generating a power control reference sequence according to the present application;
fig. 12 is a sequence generation process diagram of an embodiment of the power control reference sequence generation method of the present application.
Detailed Description
The present application will be described in detail with reference to the accompanying drawings and examples.
Referring to fig. 1, fig. 1 is a schematic circuit diagram of an integration comparator according to a first embodiment of the present application.
In this embodiment, the
a
The operational amplifier a comprises a
The
The signal output by the
One end of the first resistor R1 is coupled to the
The negative electrode of the first diode D1 is coupled with the
Referring to fig. 2, fig. 2 is a circuit structure diagram of a second embodiment of an integral comparator according to the present application.
In this embodiment, the
The cathode of the second diode D2 is coupled to the
Through setting up second diode D2 and second resistance R2 and parallelly connected, and the
This embodiment can be combined with the first embodiment of the
Optionally, the first diode D1 and the second diode D2 are schottky diodes, and the forward conduction voltage drop of the schottky diodes is lower than the preset threshold.
In this embodiment, the first diode D1 and the second diode D2 are both low dropout schottky diodes, and the predetermined threshold may be 0.5V, for example. Through choosing for use the schottky diode of low-voltage difference, utilize its to switch on the pressure and reduce, reverse fast characteristics that resume, can switch on when the signal of
Referring to fig. 3, fig. 3 is a schematic circuit structure diagram of a third embodiment of an integral comparator according to the present application.
In this embodiment, the
The third resistor R3 and the second capacitor C2 are serially connected and are coupled between the
In this embodiment, one end of the second capacitor C2 is coupled to the
In other embodiments, one end of the third resistor R3 is coupled to the
By arranging the third resistor R3 and the second capacitor C2, and coupling the third resistor R3 and the second capacitor C2 in series between the
This embodiment can be combined with the first and second embodiments of the integral comparator of the present application described above.
Referring to fig. 4, fig. 4 is a schematic circuit diagram of an integrating comparator according to a fourth embodiment of the present application.
In this embodiment, the
One terminal of the fourth resistor R4 is coupled to the
One terminal of the third capacitor C3 is coupled to the
Optionally, the
This embodiment can be combined with the first to third embodiments of the integral comparator of the present application described above.
Referring to fig. 5 and fig. 6 in combination, fig. 5 is a block diagram of an embodiment of a power detection control circuit of the present application, and fig. 6 is a circuit structure diagram of a power detector of the embodiment of the power detection control circuit in fig. 5.
In this embodiment, the power
An output terminal of the
The
The
The power
Alternatively, referring to fig. 6, the
Specifically, a first end of the resistor R7315 is coupled to the feedback power signal, a second end of the resistor R7315 is coupled to one end of the capacitor C7309, the other end of the capacitor C7309 is coupled to the PIN7 of the detector chip N7301, one end of the resistor R7317 is coupled to the feedback power signal, the other end of the resistor R7317 is coupled to the reference ground, one end of the resistor R7316 is coupled to the second end of the resistor R7315, and the other end of the resistor R7316 is coupled to the reference ground.
One end of the resistor R7328 is coupled to the PIN3 of the detector chip N7301, the other end of the resistor R7328 is coupled to the output end of the
One end of the inductor L7303 is coupled to a power supply, the other end of the inductor L7303 is coupled to a PIN1 PIN and a PIN2 PIN of the pickup chip N7301, one end of the capacitor C7310 is coupled to a reference ground, and the other end of the capacitor C7310 is coupled to a PIN1 PIN and a PIN2 PIN of the pickup chip N7301.
One end of the capacitor C7308 is coupled to PIN8 of the pickup chip N7301, and the other end of the capacitor C7308 is coupled to ground.
The PIN4 PIN, the PIN5 PIN, the PIN6 PIN and the PIN9 PIN of the pickup chip N7301 are all coupled with the reference ground.
The power
Optionally, the
Because the
Optionally, the
Alternatively, the initial value is 0, and the generation parameter may include a preset step size and a preset step number.
The at least one set of operation parameters may be one set, two sets, or more than two sets. Each group of operation parameters comprises step length, step number and operation method selected by the group, and the operation method is at least one of addition, subtraction and shift.
Optionally, at least part of the operational parameters are derived from the generation parameters. For example, when the operation parameters are only one set, at least the initial values of the set of operation parameters are derived from the generation parameters; when the operation parameters are two or more groups, the initial values of at least the first group of operation parameters come from the generation parameters.
The
Optionally, each set of operation parameters may further include a preset output delay for each value. The preset output time delay in each group of operation parameters can be the same or different.
Alternatively, the
Referring to fig. 7 and 8 in combination, fig. 7 is a block diagram of an embodiment of the power control device of the present application, and fig. 8 is a circuit structure diagram of a directional coupler of the embodiment of the power control device of the present application in fig. 7.
In the present embodiment, the
The power amplifying circuit includes a
The
In an application scenario, the
the radio frequency signal enters the
The
By adopting the
Alternatively, referring to fig. 8, the
Specifically, one end of the capacitor C7735 is coupled to the output power signal of the
One end of the capacitor C7734 is coupled to the PIN1 of the coupling chip Couple, and one end of the capacitor C7734 is coupled to the output end of the power amplifying circuit.
The PIN2 PIN, the PIN3 PIN, the PIN6 PIN and the PIN7 PIN of the coupled chip Couple are all coupled to a reference ground.
Referring to fig. 9, fig. 9 is a flowchart illustrating a method for generating a power control reference sequence according to the present application.
In this embodiment, the method for generating the power control reference sequence includes the following steps:
s110: the power control configuration is initialized.
When the generation of the power control reference sequence is started by using the generation method provided by the present embodiment, the power control configuration needs to be initialized.
S120: and generating the power control reference sequence by adopting at least one operation method of addition, subtraction and shift.
Because at least one operation method of addition, subtraction and shift is adopted to generate the power control reference sequence, the traditional multiplication floating point operation is not adopted, the operation time can be effectively reduced, namely, the time required for generating the power control reference sequence is reduced, and the generation efficiency of the power control reference sequence is improved; and because the operation method is changed, the operation difficulty is reduced, so that the requirement on the processing capacity of the method execution device can be reduced, and the cost is saved.
This embodiment can be combined with the power
The method for generating the power control reference sequence of the present embodiment may be performed by the
Alternatively, step S110: initializing a power control configuration comprising: and setting generation parameters of the sequence and/or switching channels, wherein the generation parameters of the sequence comprise initial values of the sequence.
Optionally, the initial value is 0.
Optionally, the generation parameters may further include a preset step length and a preset step number.
Referring to fig. 10, fig. 10 is a detailed flowchart illustrating step S120 of the method for generating a power control reference sequence in fig. 9.
Optionally, step S120: generating a power control reference sequence by adopting at least one operation method of addition, subtraction and shift, comprising the following steps:
s210: at least one group of operation parameters is configured, the operation parameters comprise step length, step number and the operation method selected by the group, and the operation method is at least one of addition, subtraction and shift.
The at least one group may be one group, two groups, or more than two groups. Each group of operation parameters comprises step length, step number and operation method selected by the group, and the operation method is at least one of addition, subtraction and shift.
Optionally, at least part of the operational parameters are derived from the generation parameters. For example, when the operation parameters are only one set, at least the initial values of the set of operation parameters are derived from the generation parameters; when the operation parameters are two or more groups, the initial values of at least the first group of operation parameters come from the generation parameters.
S220: and respectively calculating by using each group of operation parameters to obtain at least one subsequence, wherein all the subsequences form a power control reference sequence.
And respectively calculating by using each group of operation parameters to obtain at least one subsequence, wherein each subsequence can comprise at least one output value.
Optionally, each set of operation parameters may further include a preset output delay for each value. The preset output time delay in each group of operation parameters can be the same or different.
Referring to fig. 11, fig. 11 is another flow chart illustrating a method for generating a power control reference sequence according to the present application.
Taking the generation parameters of the sequence including an initial value, a step length, a step number, an output delay of each numerical value, the initial value being 0, the output delay being t, configuring two sets of operation parameters, the first set of operation parameters being from the generation parameters, each set of operation parameters being calculated respectively to obtain a subsequence as an example, explaining the generation process of the power control reference sequence:
s221: and climbing the slope once by the current numerical value to obtain an output value corresponding to the step length.
The current value may be an initial value or a final output value in the sequence calculated using the operation parameter.
The one-time hill climbing refers to that the current numerical value and the step length are subjected to one-time corresponding operation through at least one operation method of addition, subtraction and shift.
The output value is an operation result obtained by climbing the current numerical value once, and the output value obtained after each operation is used as the current numerical value of the next operation, so that the output value obtained each time is a result obtained after the corresponding operation is carried out on the previous numerical value in the sequence.
In this example, the reference sequence may include a plurality of output values and an output delay for outputting each output value, and the same value may be output within the output delay until a next output value is calculated and output.
S222: and judging whether the climbing times reach the preset steps.
The predetermined number of steps is the number of steps allocated in the first set of calculation parameters, i.e., the generation parameters.
If the number of times of climbing does not reach the preset number of steps, the process returns to continue to execute step S221: and climbing the slope once to obtain an output value corresponding to the step length.
If the number of times of climbing reaches the preset number of steps, step S223 is executed:
s223: and judging whether the preset slope is reached.
The second set of operational parameters includes a step size, a number of steps, and an output delay. In this example, the step size in the second set of operation parameters is different from the step size in the first set of operation parameters, and the output delay is the same.
The preset slope is a ratio of an output value to time in the subsequence obtained by using the second group of operation parameters, and can also be a ratio of a step length to an output delay.
Because the step lengths in the two groups of operation parameters are different, the ratio of the output value to the time or the ratio of the step length to the output time delay in the two groups of operation parameters are also different. By judging whether the preset slope is reached, whether the calculation is started by utilizing the second group of operation parameters can be judged.
If the predetermined slope is not reached and the predetermined number of steps in the first set of operation parameters has been completed, the second set of operation parameters is obtained for calculation, i.e., step S224 is executed.
S224: the step size is modified.
After the step size in the first set of operation parameters is modified to the step size in the second set of operation parameters, the step S221 is returned to be executed continuously: and climbing the slope once to obtain an output value corresponding to the step length.
If the predetermined slope is reached, step S225 is executed.
S225: and judging whether the output value reaches a preset value.
If the predetermined slope is reached, the calculation is performed by using the second set of operation parameters.
The preset value is the final value to be reached for generating the power control reference sequence. Whether the power control reference sequence is generated or not can be judged by judging whether the output value reaches a preset value or not. Alternatively, in step S225, it may be determined whether the power control reference sequence has been generated by determining whether the number of steps in the second set of operation parameters has been completed.
Alternatively, if the output value does not reach the preset value, the process may return to continue to execute step S221: and controlling the numerical value to climb once, acquiring an output value corresponding to the step length until the output value reaches a preset value, and finishing climbing.
In this example, the number of steps in the second set of operation parameters is 2 steps, and as shown in fig. 11, if the output value does not reach the preset value, step S226 may be executed:
s226: the output value is set to a preset value.
And when the output value is a preset value, the power control reference sequence is generated completely, and the climbing is finished.
In an application scenario, the method for generating the power control reference sequence provided by this embodiment may be executed by the
Referring to fig. 12, fig. 12 is a schematic diagram of a sequence generation process according to an embodiment of the power control reference sequence generation method of the present application.
Fig. 12 may be a schematic diagram illustrating a process of generating a power control reference sequence by using the generating method in fig. 11.
And taking the initial value as 0, acquiring two groups of operation parameters, wherein the step length of the first group of operation parameters is L1, the step number is 7, the delay time length is t, the step length of the first group of operation parameters is L2, the step number is 2, the delay time length is t, L1 is not equal to L2, sequentially utilizing the first group of operation parameters to obtain a first subsequence, utilizing the second group of operation parameters to obtain a second subsequence, and the power control reference sequence comprises the first subsequence and the second subsequence.
Each time a hill climb is initiated, the power control configuration is initialized: the configuration initial value is 0, the Buffer (Buffer amplifier of the phase locked loop 1) of the PLL1 is turned off, the 5us th starts switching the channel, the 16us th opens the Buffer (Buffer amplifier), the ramp-up starts from the 17us th, and the ramp-up ends about the 37us th.
The
The
In the frequency hopping power control, the
In addition, the time response of the software closed-loop control of the traditional frequency hopping is overcome, and the problem that the processing capacity of the processor is higher in requirement of the software closed-loop is solved, so that the cost of the
The following table compares the test results with the data:
it can be seen that, by using the
Be different from prior art's condition, this application is coupled the third input through the negative pole that sets up first diode, and the output is coupled to the positive pole of first diode for first diode can switch on when the signal of third input rises fast, reduces the risk that the signal overshoots appears in the output, realizes the steady rising of the signal of third input, reduces the adjacent way interference of transient state, thereby improves signal control's stability and degree of accuracy.
The above description is only for the purpose of illustrating embodiments of the present application and is not intended to limit the scope of the present application, and all modifications of equivalent structures and equivalent processes, which are made by the contents of the specification and the drawings of the present application or are directly or indirectly applied to other related technical fields, are also included in the scope of the present application.