阅读说明：本技术 三维多芯片异质集成的扇出型封装结构的封装方法 (The packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip ) 是由 杨斌 崔成强 华显刚 林挺宇 蔡琨辰 于 2019-08-01 设计创作，主要内容包括：本发明提供一种三维多芯片异质集成的扇出型封装结构的封装方法包括以下步骤：制作第一模块,制作第二模块,将第二模块与第一模块进行匹配组合,形成三维多芯片异质集成的扇出型封装结构。本发明的三维多芯片异质集成的扇出型封装结构的封装方法能够有效减小寄生效应和通路损耗,功能芯片集成度高,异质集成扇出型封装的体积和传输距离小,提高传输效率,降低封装成本、且散热效果好。(The present invention provides a kind of packaging method of heterogeneous integrated fan-out package structure of 3-D multi-chip the following steps are included: the first module of production, make the second module, second module is carried out matching with the first module to combine, forms the heterogeneous integrated fan-out package structure of 3-D multi-chip.The packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip of the invention can effectively reduce ghost effect and path loss, functional chip integrated level is high, the volume and transmission range of heterogeneous integrated fan-out package are small, improve efficiency of transmission, reduce packaging cost and good heat dissipation effect.)

1. a kind of packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip, which is characterized in that including following step It is rapid:

Two piece of first support plate is provided, sticks interim bonding glue in two piece of first support plate surface, downward by multi-disc functional chip surface It is affixed on interim bonding glue；

One intermediate plate is provided, opens up multiple chip slots in upper and lower two surface of intermediate plate；

Two piece of first support plate for posting multi-disc functional chip is fitted in intermediate plate from the upper and lower faces of intermediate plate respectively, is made It obtains and is housed in each chip slot per a piece of functional chip；

The interim bonding glue and two piece of first support plate on upper and lower two surface of intermediate plate are removed, and on upper and lower two surface of intermediate plate point Cloth filled dielectric material forms the first dielectric layer；

The corresponding position per a piece of functional chip of first dielectric layer is open, so that the I/O interface dew on per a piece of functional chip Out, corresponding position opens up through-hole and on intermediate plate；

Light-sensitive surface is pasted on upper and lower two surface for being equipped with the intermediate plate of opening and through-hole, cloth is needed by the exposing of exposure development technology Set the part of route；

In the part splash-proofing sputtering metal seed layer of exposing, through-hole route is then made by electroless Plating Copper and RDL reroutes layer, so that The interconnection and perforation of signal are realized between multi-disc functional chip；

Light-sensitive surface is removed, covers RDL route in route layer surface coating oil layer of ink, and reserve outside I/O interface in corresponding position The area pad P ad Huo Zhiqiu connect；

The first module is made in the implanted metal ball in the corresponding area pad P ad Huo Zhiqiu；

One second support plate is provided, interim bonding glue is sticked in the second support plate surface, multi-disc functional chip surface is affixed on downward and is faced On Shi Jianhe glue, and plastic packaging is completed to it；

The interim bonding glue of removal and the second support plate, are allowed to form plastic part, and the upper of plastic part is exposed on the surface of multi-disc functional chip Surface；

The second dielectric layer is pasted in the upper surface of plastic part, and is open in the corresponding position per a piece of functional chip of the second dielectric layer, So that the I/O interface on per a piece of functional chip exposes；

The plastic part for being equipped with opening is removed into light-sensitive surface by pasting light-sensitive surface-exposure-development-splash-proofing sputtering metal seed layer-electroless Plating Copper- Operation, produce RDL reroute layer；

Layer surface coating oil layer of ink covering RDL is rerouted in RDL and reroutes layer, and it is external in corresponding position to reserve I/O interface The area pad P ad Huo Zhiqiu, be made the second module；

Second module is carried out matching with the first module to combine, forms the heterogeneous integrated fan-out package structure of 3-D multi-chip.

2. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: first support plate is glass plate, SUS plate, Prepreg plate, FR4 plate, FR5 plate, P.P plate, EMC plate or PI plate.

3. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: second support plate is glass plate, SUS plate, Prepreg plate, FR4 plate, FR5 plate, P.P plate, EMC plate or PI plate.

4. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: the intermediate plate is silicon pinboard, copper base, ceramic substrate or dielectric material thin plate.

5. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: multiple chip slots on upper and lower two surface of intermediate plate are set as structure symmetrical above and below.

6. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: multiple chip slots on upper and lower two surface of intermediate plate are set as dissymmetrical structure.

7. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: the RDL reroutes layer and is set as one or two layers or more.

8. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: first dielectric layer is ABF, BCB or PI.

9. the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip as described in claim 1, feature exist In: second dielectric layer is ABF, BCB or PI.

Technical field

The present invention relates to the heterogeneous integrated fan-out-type envelopes of fan-out package technical field more particularly to a kind of 3-D multi-chip The packaging method of assembling structure.

Background technique

Function and performance requirement of the pairs of electronic component products of intelligence system collection under unit area in the continuous improvement, Meanwhile product size is also constantly reducing, existing encapsulation is mostly that single side prolongs Shen Jicheng, chip integration in z-direction And space utilization rate is lower, Volume module is larger.Therefore, how different function module is integrated in a very tiny space Component, and realize the basic function of portable product, be the big critical issue for currently needing to solve.

The preparation method of existing heterogeneous substrate integrated morphology generally passes through heterogeneous multi-layer substrate and organic metal wiring layer Line arrangement and signal interconnection are carried out, multiple functional chips are then affixed on one side, is realized by way of space folding three-dimensional Formula it is three-dimensionally integrated.This method is due to using heterogeneous multi-layer substrate and organic metal wiring layer, so the Z-direction after three dimensional fold On size can be very big, this greatly increases the ruler in Z-direction for the small size currently needed while reducing X, Y-direction Very little thickness, this can not effectively reduce the encapsulation volume of structural member, improve micro-system integrated level.And at work, due to more Chip causes calorific value larger, and therefore, therefore heterogeneous multi-layer substrate and organic wiring layer at folded bent are easy and aging Damage.

Summary of the invention

The present invention, which provides one kind, can effectively reduce ghost effect and path loss, and functional chip integrated level is high, heterogeneous collection It is small at the volume and transmission range of fan-out package, efficiency of transmission is improved, the three-dimensional for reducing packaging cost and good heat dissipation effect is more The heterogeneous integrated fan-out package method of chip.

A kind of the technical solution adopted by the present invention are as follows: encapsulation side of the heterogeneous integrated fan-out package structure of 3-D multi-chip Method, comprising the following steps:

Two piece of first support plate is provided, interim bonding glue is sticked in two piece of first support plate surface, by multi-disc functional chip surface It is affixed on interim bonding glue downward；

One intermediate plate is provided, opens up multiple chip slots in upper and lower two surface of intermediate plate；

Two piece of first support plate for posting multi-disc functional chip is fitted in into intermediate plate from the upper and lower faces of intermediate plate respectively In, so that being housed in each chip slot per a piece of functional chip；

The interim bonding glue and two piece of first support plate on upper and lower two surface of intermediate plate are removed, and in upper and lower two table of intermediate plate EDS maps filled dielectric material forms the first dielectric layer；

The corresponding position per a piece of functional chip of first dielectric layer is open, so that the I/O on per a piece of functional chip connects Mouth exposes, and corresponding position opens up through-hole on intermediate plate；

Light-sensitive surface is pasted on upper and lower two surface for being equipped with the intermediate plate of opening and through-hole, exposing by exposure development technology needs Arrange the part of route；

In the part splash-proofing sputtering metal seed layer of exposing, through-hole route is then made by electroless Plating Copper and RDL reroutes layer, So that realizing the interconnection and perforation of signal between multi-disc functional chip；

Light-sensitive surface is removed, covers RDL route in route layer surface coating oil layer of ink, and reserve I/O in corresponding position and connect The external area pad P ad Huo Zhiqiu of mouth；

The first module is made in the implanted metal ball in the corresponding area pad P ad Huo Zhiqiu；

One second support plate is provided, interim bonding glue is sticked in the second support plate surface, multi-disc functional chip surface is pasted downward It is bonded on glue in temporarily, and plastic packaging is completed to it；

The interim bonding glue of removal and the second support plate, are allowed to form plastic part, and plastic part is exposed on the surface of multi-disc functional chip Upper surface；

The second dielectric layer is pasted in the upper surface of plastic part, and is opened in the corresponding position per a piece of functional chip of the second dielectric layer Mouthful, so that the I/O interface on per a piece of functional chip exposes；

The plastic part for being equipped with opening is gone to feel by pasting light-sensitive surface-exposure-development-splash-proofing sputtering metal seed layer-electroless Plating Copper- The operation of light film produces RDL and reroutes layer；

Layer surface coating oil layer of ink covering RDL is rerouted in RDL and reroutes layer, and reserves I/O interface in corresponding position The second module is made in the external area pad P ad Huo Zhiqiu；

Second module is carried out matching with the first module to combine, forms the heterogeneous integrated fan-out package knot of 3-D multi-chip Structure.

Further, first support plate is glass plate, SUS plate, Prepreg plate, FR4 plate, FR5 plate, P.P plate, EMC Plate or PI plate.

Further, second support plate is glass plate, SUS plate, Prepreg plate, FR4 plate, FR5 plate, P.P plate, EMC Plate or PI plate.

Further, the intermediate plate is silicon pinboard, copper base, ceramic substrate or dielectric material thin plate.

Further, multiple chip slots on upper and lower two surface of the intermediate plate are set as structure symmetrical above and below.

Further, multiple chip slots on upper and lower two surface of the intermediate plate are set as dissymmetrical structure.

Further, the RDL reroutes layer and is set as one or two layers or more.

Further, first dielectric layer is ABF, BCB or PI.

Further, second dielectric layer is ABF, BCB or PI.

Compared to the prior art, the heterogeneous integrated fan-out package method of 3-D multi-chip of the invention passes through in intermediate plate Upper and lower two surface open up chip slot, and RDL is set and reroutes layer and through-hole route for signal interconnection and extraction so that The heterogeneous integrated fan-out package structure of 3-D multi-chip can effectively reduce ghost effect and path loss, and in unit area Increase functional chip integrated level, the integrated of micro-system can be realized under smaller volume, further reduces heterogeneous integrated micro-system Volume and transmission range, reduce packaging cost, improve efficiency of transmission.In addition, being situated between by setting and the first dielectric layer and second Electric layer different materials and the intermediate plate of structure are, it can be achieved that accelerate the effect of heat dissipation.

Detailed description of the invention

The drawings are intended to provide a further understanding of the invention, and constitutes part of specification, and following specific Embodiment is used to explain the present invention together, but should not be construed as limiting the invention.In the accompanying drawings,

Fig. 1: the preparation flow figure of the heterogeneous integrated fan-out package method of 3-D multi-chip of the present invention；

Fig. 2: the preparation flow schematic diagram of heterogeneous integrated the first module of fan-out package method of 3-D multi-chip of the present invention；

Fig. 3: the preparation flow schematic diagram of heterogeneous integrated the second module of fan-out package method of 3-D multi-chip of the present invention；

Fig. 4: the heterogeneous integrated fan-out package micro-system module diagram of 3-D multi-chip of the present invention.

Specific embodiment

Below in conjunction with attached drawing, detailed description of the preferred embodiments.It should be understood that this place is retouched The specific embodiment stated is merely to illustrate and explain the present invention, and is not intended to restrict the invention.

As depicted in figs. 1 and 2, the heterogeneous integrated fan-out package method of 3-D multi-chip of the invention includes following step It is rapid:

S1: providing two piece of first support plate 1, interim bonding glue 2 is sticked in two piece of first 1 surface of support plate, by multi-disc function core 3 surface of piece is affixed on downward on interim bonding glue 2.Wherein, the first support plate 1 is glass plate, SUS plate, Prepreg (BT) plate, FR4 Plate, FR5 plate, P.P plate, EMC plate or PI plate.

S2: an intermediate plate 4 is provided, opens up multiple chip slots 5 in upper and lower two surface of intermediate plate 4.Wherein, intermediate plate 4 For silicon pinboard, copper base, ceramic substrate or dielectric material thin plate；And multiple chip slots 5 on upper and lower two surface of intermediate plate 4 can To be set as structure symmetrical above and below, dissymmetrical structure may be set to be.

S3: during two piece of first support plate 1 for posting multi-disc functional chip 3 is fitted in from the upper and lower faces of intermediate plate 4 respectively Between in plate 4 so that being housed in each chip slot 5 per a piece of functional chip 3.

S4: the interim bonding glue 2 and two piece of first support plate 1 on removal upper and lower two surface of intermediate plate 4, and in intermediate plate 4 Upper and lower two surface is distributed filled dielectric material, forms the first dielectric layer 6.

S5: by the corresponding position opening 7 per a piece of functional chip 3 of the first dielectric layer 6, so that on per a piece of functional chip 3 I/O interface expose, and corresponding position opens up through-hole 8 on intermediate plate 4.

S6: light-sensitive surface 9 is pasted on upper and lower two surface for being equipped with the intermediate plate 4 of opening 7 and through-hole 8, passes through exposure development technology Expose the part for needing to arrange route.

S7: in the part splash-proofing sputtering metal seed layer of exposing, through-hole route is then made by electroless Plating Copper and RDL is rerouted Layer, so that realizing the interconnection and perforation of signal between multi-disc functional chip 3.In the step, can according to the needs of actual production, RDL reroutes the settable one or two layers of layer or more, is not limited thereto.

S8: removal light-sensitive surface 9 covers RDL route in route layer surface coating oil layer of ink 10, and reserves in corresponding position The external area pad P ad Huo Zhiqiu of I/O interface.

S9: the first module is made in the implanted metal ball in the corresponding area pad P ad Huo Zhiqiu.

S10: providing one second support plate 11, interim bonding glue 2 is sticked in 11 surface of the second support plate, by multi-disc functional chip 3 Surface is affixed on downward on interim bonding glue 2, and plastic packaging (Molding) is completed to it.Wherein, the second support plate 11 be glass plate, SUS plate, Prepreg (BT) plate, FR4 plate, FR5 plate, P.P plate, EMC plate or PI plate.

S11: the interim bonding glue 2 of removal and the second support plate 11 are allowed to form plastic part, and multi-disc functional chip 3 exposes plastic packaging The upper surface of part.

S12: the second dielectric layer 12 is pasted in the upper surface of plastic part, and corresponding per a piece of functional chip in the second dielectric layer 12 3 position opening 7, so that the I/O interface on per a piece of functional chip 3 exposes.Wherein, the second dielectric layer 12 be ABF, BCB or PI。

S13: the plastic part for being equipped with opening 7 is sunk by pasting light-sensitive surface-exposure-development-splash-proofing sputtering metal seed layer-plating Copper-goes the operation of light-sensitive surface, produces RDL and reroutes layer.In the step, it can be set according to the needs of actual production, RDL layer One or two layers or more are set, are not limited thereto.

S14: layer surface coating oil layer of ink 10 is rerouted in RDL and covers RDL rewiring layer, and reserves I/ in corresponding position The second module is made in the external area pad P ad Huo Zhiqiu of O Interface；

S15: carrying out matching with the first module for the second module and combine, and ultimately forms that 3-D multi-chip is heterogeneous integrated to be fanned out to Type encapsulating structure (referring to figure 4.).

To sum up, the packaging method of the heterogeneous integrated fan-out package structure of 3-D multi-chip of the invention has following excellent Point:

1, chip slot 5 is opened up by upper and lower two surface in intermediate plate 4, and RDL is set and reroutes layer and through-hole route general Signal interconnection and extraction so that the heterogeneous integrated fan-out package structure of 3-D multi-chip can effectively reduce ghost effect and Path loss, and increase by 3 integrated level of functional chip in unit area, the integrated of micro-system can be realized under smaller volume, The volume and transmission range of heterogeneous integrated micro-system are further reduced, packaging cost is reduced, improves efficiency of transmission.

2, by setting with the first dielectric layer 6 and 7 different materials of the second dielectric layer and the intermediate plate 4 of structure, it can be achieved that plus The effect of speed heat dissipation, and symmetrical chip slot 5 is opened up on upper and lower two surface of intermediate plate 4, single side can be reduced as much as possible Big slab warping brought by fluting is asked.

Without departing from the thought of the invention, any combination is carried out to various different embodiments of the invention, it should all When being considered as present disclosure；Within the scope of the technical concept of the present invention, a variety of simple modifications are carried out to technical solution And any combination of the thought without prejudice to the invention that different embodiments carry out, should all protection scope of the present invention it It is interior.