Schottky diode
阅读说明:本技术 肖特基二极管 (Schottky diode ) 是由 费拉·阿珂哈利尔 理查德·普赖斯 布莱恩·科布 于 2018-12-11 设计创作,主要内容包括:一种肖特基二极管包括:第一电极;第二电极;以及半导体材料主体,其在第一界面处连接到第一电极,在第二界面处连接到第二电极,其中第一界面包括位于第一平面中的第一平面区域,并且第一电极具有沿垂直于第一平面的第一方向在第一平面上的第一投影,第二界面包括位于第二平面中的第二平面区域,并且第二电极具有沿所述第一方向在第一平面上的第二投影,第二投影的至少一部分位于第一投影的外部,所述第二平面区域沿所述第一方向偏离第一平面区域,并且第一界面和第二界面中的一个提供肖特基接触。(A schottky diode comprising: a first electrode; a second electrode; and a body of semiconductor material connected to the first electrode at a first interface and to the second electrode at a second interface, wherein the first interface comprises a first planar region lying in a first plane and the first electrode has a first projection onto the first plane in a first direction perpendicular to the first plane, the second interface comprises a second planar region lying in a second plane and the second electrode has a second projection onto the first plane in said first direction, at least a portion of the second projection being outside the first projection, said second planar region being offset from the first planar region in said first direction and one of the first and second interfaces providing a schottky contact.)
1. A schottky diode, comprising:
a first electrode;
a second electrode; and
a body of semiconductor material connected to the first electrode at a first interface, connected to the second electrode at a second interface,
wherein
The first interface includes a first planar area lying in a first plane and the first electrode has a first projection onto the first plane in a first direction perpendicular to the first plane,
the second interface comprises a second planar area lying in a second plane and the second electrode has a second projection onto the first plane along the first direction,
at least a portion of the second projection is located outside of the first projection,
the second planar area is offset from the first planar area along the first direction, and
one of the first interface and the second interface provides a schottky contact.
2. The diode of claim 1, wherein the second plane is parallel to the first plane.
3. A diode according to any preceding claim, wherein the first interface consists of the first planar region.
4. A diode according to any preceding claim, wherein the second interface consists of the second planar region.
5. A diode according to any preceding claim wherein the second projection is located entirely outside the first projection, whereby the projection of the second planar area onto the first plane in the first direction is located entirely outside the projection of the first planar area onto the first plane in the first direction.
6. The diode of any of claims 1 to 4, wherein a portion of the first projection is located inside the second projection.
7. A diode according to any one of claims 1 to 4 wherein the first projection is wholly internal to the second projection.
8. A diode according to claim 6 or claim 7 wherein the projection of the second planar area onto the first plane in the first direction is located entirely outside the projection of the first planar area onto the first plane in the first direction.
9. A diode according to claim 6 or claim 7 wherein a portion of the projection of the first planar area onto the first plane in the first direction is located inwardly of the projection of the second planar area onto the first plane in the first direction.
10. A diode according to claim 6 or claim 7 wherein the projection of the first planar area onto the first plane in the first direction is wholly located inwardly of the projection of the second planar area onto the first plane in the first direction.
11. A diode according to any preceding claim, further comprising a substrate, the first electrode being arranged on a surface of the substrate.
12. A diode according to any preceding claim, further comprising a body of dielectric material.
13. The diode of claim 12, wherein the dielectric body is arranged to space the second electrode from the first electrode along the first direction.
14. A diode according to claim 12 or claim 13, wherein the dielectric body comprises a window and the first interface is arranged inside the window.
15. The diode of claim 14, wherein the body of semiconductor material comprises a first portion at least partially filling the window, and a second portion extending laterally from the window and covering at least a portion of a surface of the dielectric body.
16. A diode according to claim 15, wherein the second electrode is arranged to overlie at least a portion of the second portion of the dielectric body.
17. A diode according to any preceding claim, further comprising a further body of dielectric material arranged to cover at least a portion of the body of semiconductor material and at least a portion of the second electrode.
18. A diode according to claim 17, wherein the further body of dielectric material is arranged to cover the entirety of the body of semiconductor material.
19. A diode according to any preceding claim, wherein at least one of the first and second interfaces comprises a treated (e.g. surface treated) portion of at least one of: the first electrode; the second electrode; and the body of semiconductor material.
20. A schottky diode, comprising:
a first electrode;
a second electrode; and
a body of semiconductor material connected to the first electrode at a first interface, connected to the second electrode at a second interface,
wherein
The first interface includes a first planar area lying in a first plane and the first electrode has a first projection onto the first plane in a first direction perpendicular to the first plane,
the second interface includes a second planar area and the second electrode has a second projection onto the first plane along the first direction,
the second projection is located completely outside the first projection,
one of the first interface and the second interface provides a schottky contact,
the body includes a first side and a second side spaced from the first side by a thickness of the body along the first direction, and
the first planar area is on the first side of the body and the second planar area is on the second side of the body.
21. The diode of claim 20, wherein the second planar region lies in the first plane.
22. The diode of claim 20, wherein the second planar region lies in a second plane.
23. The diode of claim 22, wherein the second plane is parallel to the first plane.
24. The diode of claim 23, wherein the second plane is spaced apart from the first plane along the first direction.
25. A diode according to any of claims 20 to 24, further comprising a substrate arranged to support the first electrode.
26. The diode according to any one of claims 20 to 25, wherein the body of semiconducting material comprises: a first portion arranged to cover at least a portion of a surface of the first electrode; and a second portion extending laterally from the first electrode, the second electrode being arranged to cover at least a portion of the second portion of the body of semiconductor material.
27. A diode according to any of claims 20 to 26, further comprising a further body of dielectric material arranged to cover at least a portion of the body of semiconductor material and at least a portion of the second electrode.
28. A diode according to claim 27 wherein the further body of dielectric material is arranged to cover the entirety of the body of semiconductor material.
29. The diode of any one of claims 20 to 28, wherein at least one of the first and second interfaces comprises a surface treated portion of at least one of: the first electrode; the second electrode; and the body of semiconductor material.
30. A diode according to any preceding claim, wherein the body of semiconductor material comprises a first layer and a second layer, the first interface comprising a portion of the first layer, the second interface comprising a portion of the second layer.
31. A schottky diode, comprising:
a first electrode;
a second electrode; and
a body of semiconductor material connected to the first electrode at a first interface, connected to the second electrode at a second interface,
wherein
The first interface includes a first planar area lying in a first plane and the first electrode has a first projection onto the first plane in a first direction perpendicular to the first plane,
the second interface includes a second planar area and the second electrode has a second projection onto the first plane along the first direction,
the second projection is located completely outside the first projection,
one of the first interface and the second interface provides a schottky contact,
the first and second electrodes are formed on a substrate, and the body is formed over the electrodes and the substrate such that a portion of the body covers a portion of the substrate between the electrodes, and other portions of the body at least partially cover the first and second electrodes.
32. The diode of claim 31, wherein the second planar region lies in the first plane.
33. The diode of claim 31, wherein the second planar region lies in a second plane.
34. The diode of claim 33, wherein the second plane is parallel to the first plane.
35. The diode of claim 33 or claim 34, wherein the second plane is spaced apart from the first plane along the first direction.
36. A diode according to any preceding claim, wherein the first electrode is a schottky electrode and the second electrode is an ohmic electrode.
37. A diode according to any one of claims 1 to 35, wherein the first electrode is an ohmic electrode and the second electrode is a schottky electrode.
38. A diode according to any preceding claim, wherein the first electrode comprises a material selected from the list comprising: metals such as Au, Ti, Al, Mo, Pt, Pd, Ag, Cu, Ni, Cr, Ta, W; metal alloys such as MoNi, MoCr, AlSi; transparent conductive oxides (such as ITO, IZO, AZO); metal nitrides such as TiN; carbon materials such as carbon black, carbon nanotubes, graphene; conductive polymers such as polyaniline, PEDOT: PSS; or a semiconductor material.
39. A diode according to any preceding claim, wherein the second electrode comprises a material selected from the list comprising: metals such as Au, Ti, Al, Mo, Pt, Pd, Ag, Cu, Ni, Cr, Ta, W; metal alloys such as MoNi, MoCr, AlSi; transparent conductive oxides (such as ITO, IZO, AZO); metal nitrides such as TiN; carbon materials such as carbon black, carbon nanotubes, graphene; conductive polymers such as polyaniline, PEDOT: PSS; or a semiconductor material.
40. A diode according to any preceding claim, wherein the semiconductor material is selected from the list comprising: compound semiconductors (such as GaAs, GaN, InP, CdSe, InGaAs, InGaAsSb); metal oxides such as ZnO, SnO2, NiO, SnO, Cu2O, In2O3, LiZnO, ZnSnO, InSnO (ITO), inzno (izo), hfinzno (hizo), ingazno (igzo); metal oxynitrides, such as ZnxOyNz; inorganic semiconductors (such as amorphous silicon, microcrystalline silicon, or nanocrystalline silicon); organic semiconductors (such as CuPc, pentacene, PTCDA, methylene blue, orange G, rubrene); polymeric semiconductors (such as PEDOT: PSS, POT, P3OT, P3HT, polyaniline, polycarbazole); 2D materials (such as graphene); chalcogenides such as MoS2, GeSbTe; perovskites (SrTiO3, CH3NH3PbCl3, H2NCHNH2PbCl3, CsSnI 3); any of the foregoing semiconductor materials, also doped or comprising a doping gradient, is either n-type or p-type.
41. A diode according to any preceding claim, wherein the diode is a thin film schottky diode.
42. A diode according to any preceding claim, wherein at least the semiconductor material and the first and second electrodes are substantially transparent to at least visible light.
43. The diode of claim 41, wherein the dielectric material is substantially transparent to at least visible light.
44. A diode according to any of claims 1 to 40 wherein the semiconductor material is substantially transparent to at least visible light, but the first and second electrodes are at least partially reflective of visible light.
45. The diode of claim 43, wherein the dielectric material is substantially transparent to at least visible light.
46. A diode according to any preceding claim, wherein one of the first and second electrodes comprises a body (e.g. layer) of titanium and a layer comprising or consisting of at least one titanium oxide or titanium suboxide formed on a surface of the titanium body, wherein the interface at which the schottky contact is provided comprises or consists of an interface between the body of semiconductor material and the layer comprising or consisting of at least one titanium oxide or titanium suboxide.
47. A circuit comprising at least a first diode according to any preceding claim and a second diode according to any preceding claim, wherein the first and second planar regions of the first diode are offset (i.e. from each other) by a first distance and the first and second planar regions of the second diode are offset by a second distance, the second distance being different from the first distance, and/or wherein the circuit is an integrated circuit.
48. A method of manufacturing a schottky diode comprising a first electrode, a second electrode, and a body of semiconductor material connecting the first and second electrodes, the method comprising:
forming a first electrode on a first region of a substrate (or support) surface;
forming a body of dielectric material covering at least a second region of the substrate surface adjacent to the first region;
forming a body of semiconductor material comprising a first portion disposed over the first electrode and connected to the first electrode at a first interface, and a second portion disposed over a portion of the body of dielectric material covering the second region of the substrate surface; and
forming a second electrode on the second portion of the body of semiconductor material, the second electrode being connected to the body of semiconductor material at a second interface.
49. The method of claim 48, wherein the first interface has a first projection on the substrate surface, the second interface has a second projection on the substrate surface, and the second projection is offset a distance from the first projection.
50. The method of claim 49, further comprising predetermining the distance as a function of at least one desired characteristic or parameter of the diode.
51. The method of any one of claims 48 to 50, wherein the first interface comprises a first surface portion of the first electrode, and the method further comprises treating the first surface portion of the first electrode prior to forming the body of semiconductor material.
52. The method of claim 51, wherein the first electrode comprises a titanium body and the treating comprises: treating the first surface portion to form a layer comprising or consisting of at least one titanium oxide or titanium suboxide.
53. The method of any one of claims 48 to 52, wherein the second interface comprises a surface portion of the body of semiconductor material, and further comprising treating the surface portion of the body of semiconductor material prior to forming the second electrode.
54. The method of any one of claims 48 to 53, wherein the body of semiconductor material comprises at least two layers.
55. The method of any one of claims 48 to 54, wherein the method further comprises selectively treating at least a portion of the body of semiconductor material.
56. The method of any one of claims 48 to 55, wherein the body of dielectric material covers a portion of the first electrode.
57. The method of any one of claims 48 to 56, wherein the body of dielectric material comprises a window through which at least a portion of the first electrode is visible (exposed), and the first portion of the body of semiconductor material is formed inside the window.
58. A method of manufacturing a schottky diode comprising a first electrode, a second electrode, and a body of semiconductor material connecting the first and second electrodes, the method comprising:
forming a first electrode on a first region of a substrate (or support) surface;
forming a body of semiconductor material comprising a first portion disposed over the first electrode and connected to the first electrode at a first interface, and a second portion disposed over a second region of the substrate surface adjacent the first region; and
forming a second electrode on the second portion of the body of semiconductor material, the second electrode being connected to the body of semiconductor material at a second interface.
59. The method of claim 58, wherein the first interface has a first projection on the substrate surface, the second interface has a second projection on the substrate surface, and the second projection is offset a distance from the first projection.
60. The method of claim 59, further comprising predetermining said distance as a function of at least one desired characteristic or parameter of said diode.
61. The method of any one of claims 58 to 60, wherein the first interface comprises a first surface portion of the first electrode, and the method further comprises treating the first surface portion of the first electrode prior to forming the body of semiconductor material.
62. The method of claim 61, wherein the first electrode comprises a titanium body and the treating comprises: treating the first surface portion to form a layer comprising or consisting of at least one titanium oxide or titanium suboxide.
63. The method of any one of claims 58 to 62, wherein the second interface comprises a surface portion of the body of semiconductor material, and further comprising treating the surface portion of the body of semiconductor material prior to forming the second electrode.
64. The method of any one of claims 58 to 63, wherein the body of semiconducting material comprises at least two layers.
65. The method of any one of claims 58 to 64, wherein the method further comprises selectively treating at least a portion of the body of semiconductor material.
66. A method of manufacturing a schottky diode comprising a first electrode, a second electrode, and a body of semiconductor material connecting the first and second electrodes, the method comprising:
forming a first electrode on a first region of a substrate (or support) surface;
forming a second electrode on a second region of the surface of the substrate, the second region being separated from the first region by a third region;
forming a body of semiconductor material comprising a first portion disposed over the first electrode and connected to the first electrode at a first interface, a second portion disposed over the second electrode and connected to the second electrode at a second interface, and a third portion disposed over the third region and connecting the first portion and the second portion.
67. The method of claim 66, wherein the first interface has a first projection on the substrate surface, the second interface has a second projection on the substrate surface, and the second projection is offset a distance from the first projection.
68. The method of claim 67, further comprising predetermining the distance as a function of at least one desired characteristic or parameter of the diode.
69. The method of any one of claims 66 to 68, wherein the first interface comprises a first surface portion of the first electrode, and further comprising treating the first surface portion of the first electrode prior to forming the body of semiconductor material.
70. The method of claim 69, wherein the first electrode comprises a titanium body and the treating comprises: treating the first surface portion to form a layer comprising or consisting of at least one titanium oxide or titanium suboxide.
71. The method of any one of claims 66 to 70, wherein the second interface comprises a first surface portion of the second electrode, and further comprising treating the first surface portion of the second electrode prior to forming the body of semiconductor material.
72. The method of any one of claims 66 to 71, wherein the body of semiconductor material comprises at least two layers.
73. The method of any one of claims 66 to 72, wherein the method further comprises selectively processing at least a portion of the body of semiconductor material.
74. The method of any one of claims 66 to 73, wherein the forming of the first electrode and the forming of the second electrode are performed simultaneously.
75. The method of any one of claims 66-74, wherein the forming of the first electrode is performed before or after the forming of the second electrode.
76. The method of any one of claims 48 to 75 further comprising implanting ions to dope or increase the doping of at least a portion of the body of semiconductor material.
77. A schottky diode, comprising:
a first electrode;
a second electrode; and
a body of semiconductor material connected to the first electrode at a first interface, connected to the second electrode at a second interface,
wherein the first interface provides a schottky contact, the first electrode comprises a titanium body (e.g., layer) and a layer comprising or consisting of at least one titanium oxide or titanium suboxide formed on a surface of the titanium body, and the first interface comprises or consists of an interface between the body of semiconductor material and the layer comprising or consisting of at least one titanium oxide or titanium suboxide.
78. The diode of claim 77, wherein the semiconductor material is an oxide semiconductor.
79. The diode of claim 77 or claim 78, wherein the semiconductor material is IGZO.
Technical Field
The invention relates to a Schottky diode and a manufacturing method thereof. In particular, but not exclusively, certain embodiments of the invention relate to schottky diodes for integration in thin and/or flexible electronic circuits, and certain embodiments relate to thin film schottky diodes for this or other applications.
Background
Schottky diodes are well known electronic components that generally provide very fast switching from their conductive to non-conductive state, and therefore they are particularly useful for rectifying high frequency signals. Schottky diodes are also well known for many other electronic applications and circuit configurations.
A schottky diode includes two conductive electrodes (one schottky electrode and one ohmic electrode) separated laterally or longitudinally by a semiconductor. In flexible electronic devices, schottky diodes are shown to have a variety of different material systems including metal oxides and organic semiconductors. A vertical diode consists of parallel plate conductors separated by a semiconductor layer, while a lateral diode usually consists of two electrodes lying on the same plane and covered by a semiconductor.
Control of the schottky barrier height is achieved by optimizing the difference between the work function of the schottky electrode and the fermi level of the semiconductor. This can be achieved by selecting the conductor of the schottky electrode and/or by controlling the fermi energy by modifying the semiconductor material (oxygen content in the case of metal oxides).
In a vertical diode configuration, difficulties surround the use of a semiconductor sandwiched between metal contacts to achieve a stable and reproducible barrier height. Variability occurs due to surface defects at the metal-semiconductor interface, which can have a significant impact on threshold voltage, breakdown voltage, and RC time constant. Another key challenge of metal oxide semiconductor vertical stacking is caused by oxygen reduction. To form an ohmic contact on the top surface, for example, a conductor that locally reduces metal oxide is often selected. If the metal oxide semiconductor is too thin and/or the oxygen content is too low, a conductive path to the schottky electrode may result, leading to early device breakdown.
The lateral diode structure provides improved control of the current path from the ohmic contact through the semiconductor to the schottky contact. The lateral separation of the contacts becomes a critical controlling factor and therefore has less impact on the semiconductor thickness or its oxygen content. However, for lateral diodes, etch selectivity issues may limit the choice of two different metals for the schottky electrode/contact and the ohmic electrode/contact.
Disclosure of Invention
Certain embodiments of the present invention aim to overcome at least in part at least one of the problems associated with the prior art. Certain embodiments are directed to schottky diodes suitable for use in thin and/or flexible electronic circuits, and certain embodiments are directed to thin film schottky diodes. Certain embodiments are directed to methods of fabricating schottky diodes that are compatible with techniques used to produce thin and/or flexible electronic circuits and circuit components.
According to a first aspect of the present invention, there is provided a schottky diode comprising: a first electrode; a second electrode; and a body (e.g., layer) of semiconductor material connected to the first electrode at a first interface junction (through a first interface junction), connected to the second electrode at a second interface junction (through a second interface junction), wherein the first interface comprises a first planar area lying in a first plane and the first electrode has a first projection onto the first plane in a first direction perpendicular to the first plane, the second interface comprises a second planar area lying in a second plane, and the second electrode has a second projection onto the first plane along the first direction, at least a portion of the second projection being outside of the first projection, the second planar area being offset from (separate from, spaced apart from) the first planar area in the first direction, and one of the first interface and the second interface provides a schottky (rectifying) contact.
In some embodiments, the first electrode is a lower electrode and the second electrode is an upper electrode, e.g., with respect to a substrate or other support. In certain alternative embodiments, the first electrode is an upper electrode and the second electrode is a lower electrode.
In certain embodiments, the diode further comprises a substrate, such as a support electrode and a body of semiconductor material.
In certain embodiments, the second plane is parallel to the first plane.
In certain embodiments, the first interface is comprised of the first planar region.
In certain embodiments, the second interface is comprised of the second planar region.
In some embodiments, the second projection is completely (entirely) outside the first projection, whereby the projection of the second planar area onto the first plane in the first direction is completely outside the projection of the first planar area onto the first plane in the first direction.
In some embodiments, a portion of the first projection is located inside the second projection.
In some embodiments, the first projection is entirely internal to the second projection.
In some embodiments, a projection of the second planar area onto the first plane in the first direction is entirely outside a projection of the first planar area onto the first plane in the first direction.
In some embodiments, a portion(s) of a projection of the first planar region on the first plane in the first direction is located inward of a projection of the second planar region on the first plane in the first direction.
In some embodiments, a projection of the first planar area onto the first plane in the first direction is entirely located inside a projection of the second planar area onto the first plane in the first direction.
In certain embodiments, the diode further comprises a substrate, the first electrode being disposed on a surface of the substrate.
In certain embodiments, the diode further comprises a body (e.g., layer) of dielectric material (e.g., a dielectric layer).
In certain embodiments, the dielectric body is arranged to space (separate) the second electrode from the first electrode in the first direction.
In certain embodiments, the dielectric body includes a window, and the first interface is disposed inside the window.
In some embodiments, the body of semiconductor material includes a first portion at least partially filling the window, and a second portion extending laterally from the window (i.e., in a direction parallel to the first plane) and covering at least a portion of a surface of the dielectric body.
In certain embodiments, the second electrode is disposed to cover at least a portion of the second portion of the dielectric body.
In certain embodiments, the diode further comprises a further body (e.g. layer) of dielectric material arranged to cover at least a portion of the body of semiconductor material and at least a portion of the second electrode.
In some embodiments, the further body of dielectric material is arranged to cover the entirety of the body of semiconductor material.
In certain embodiments, at least one of the first and second interfaces comprises a surface treated portion of at least one of: the first electrode; the second electrode; and the body of semiconductor material.
According to another aspect of the present invention, there is provided a schottky diode including: a first electrode; a second electrode; and a body (e.g., layer) of semiconductor material connected to the first electrode at a first interface junction (through a first interface junction), connected to the second electrode at a second interface junction (through a second interface junction), wherein the first interface comprises a first planar area lying in a first plane and the first interface has a first projection onto the first plane in a first direction perpendicular to the first plane, the second interface comprises a second planar area lying in a second plane, and the second interface has a second projection onto the first plane along the first direction, at least a portion of the second projection being outside the first projection, the second planar area is offset from (separate from, spaced apart from) the first planar area in the first direction, and one of the first interface and the second interface provides a schottky (rectifying) contact.
According to another aspect of the present invention, there is provided a schottky diode including: a first electrode; a second electrode; and a body of semiconductor material connected to the first electrode at a first interface junction (by a first interface junction) and to the second electrode at a second interface junction (by a second interface junction), wherein the first interface comprises a first planar area lying in a first plane and the first electrode has a first projection onto the first plane in a first direction perpendicular to the first plane, the second interface comprises a second planar area and the second electrode has a second projection onto the first plane in the first direction, the second projection lying completely outside the first projection, one of the first and second interfaces providing a schottky (rectifying) contact, the body comprising a first side and a second side, the second side being spaced from the first side in the first direction by the thickness of the body, and the first planar area is on the first side of the body and the second planar area is on the second side of the body.
In certain embodiments, the second planar region lies in the first plane.
In certain embodiments, the second planar area lies in a second plane.
In certain embodiments, the second plane is parallel to the first plane.
In certain embodiments, the second plane is spaced apart from the first plane along the first direction.
In certain embodiments, the diode further comprises a substrate arranged to support the first electrode.
In certain embodiments, the body of semiconductive material comprises: a first portion arranged to cover at least a portion of a surface of the first electrode; and a second portion extending laterally from the first electrode, the second electrode being arranged to cover at least a portion of the second portion of the body of semiconductor material.
In certain embodiments, the diode further comprises a further body (e.g. layer) of dielectric material arranged to cover at least a portion of the body of semiconductor material and at least a portion of the second electrode.
In some embodiments, the further body of dielectric material is arranged to cover the entirety of the body of semiconductor material.
In certain embodiments, at least one of the first and second interfaces comprises a treated (e.g., surface treated) portion of at least one of: the first electrode; the second electrode; and the body of semiconductor material.
In certain embodiments, the body of semiconductor material includes a first layer and a second layer, the first interface includes a portion (e.g., a surface portion) of the first layer, and the second interface includes a portion of the second layer.
Another aspect of the present invention provides a schottky diode, including: a first electrode; a second electrode; and a body of semiconductor material connected to the first electrode at a first interface (junction) and connected to the second electrode at a second interface (junction), wherein the first interface is substantially planar, lying in a first plane, and the second interface is offset from (spaced apart from) the first interface in a first direction perpendicular to the first plane and in a second direction parallel to the first plane.
In certain embodiments, the second interface is offset from the first interface such that a projection of the second interface onto the first plane does not overlap the first interface. In alternative embodiments, there is a partial overlap, in other embodiments, there is a full overlap.
In some embodiments, the projection of the second interface onto the first plane is at a distance of at least 1nm from the first interface, but the actual separation will depend on many factors, such as the minimum feature size achievable by the fabrication process/lithography tool and the required device parameters discussed in this specification.
In certain embodiments, the second interface is substantially planar, lies in a second plane, and the second plane may be parallel to the first plane.
In some embodiments, the diode further comprises a layer of dielectric material, wherein said body of semiconductor material comprises a first portion extending from said first interface in a direction perpendicular to said first plane and through the layer of dielectric material to a surface of the layer of dielectric material, and a second portion extending along said surface in a direction parallel to said first plane.
In certain embodiments, the second electrode overlaps an end of the second portion and a portion of the surface.
In certain embodiments, the first interface comprises a first portion of the substantially planar surface of the first electrode, and the layer of dielectric material overlies (overlaps) at least a second portion of said substantially planar surface of the first electrode.
In certain embodiments, the first interface is a schottky junction and the second junction is an ohmic junction, and in alternative embodiments, the second interface is a schottky junction and the first junction is an ohmic junction. In some embodiments, one of the first and second interfaces is a schottky junction and the other of the first and second interfaces is any junction that allows current to flow through the schottky diode when the schottky junction is on.
In certain embodiments, the first electrode comprises or consists of a first material selected from the list comprising: metals such as Au, Ti, Al, Mo, Pt, Pd, Ag, Cu, Ni, Cr, Ta, W; metal alloys such as MoNi, MoCr, AlSi; transparent conductive oxides (such as ITO, IZO, AZO); metal nitrides such as TiN; carbon materials such as carbon black, carbon nanotubes, graphene; conductive polymers such as polyaniline, PEDOT: PSS; or a semiconductor material.
In certain embodiments, the second electrode comprises or consists of a second material selected from the list comprising: metals such as Au, Ti, Al, Mo, Pt, Pd, Ag, Cu, Ni, Cr, Ta, W; metal alloys such as MoNi, MoCr, AlSi; transparent conductive oxides (such as ITO, IZO, AZO); metal nitrides such as TiN; carbon materials such as carbon black, carbon nanotubes, graphene; conductive polymers such as polyaniline, PEDOT: PSS; or a semiconductor material.
In certain embodiments, the semiconductor material is selected from materials comprising the list of: compound semiconductors (such as GaAs, GaN, InP, CdSe, InGaAs, InGaAsSb); metal oxides such as ZnO, SnO2, NiO, SnO, Cu2O, In2O3, LiZnO, ZnSnO, InSnO (ITO), inzno (izo), hfinzno (hizo), ingazno (igzo) (sometimes referred to as gainzo, GIZO); metal oxynitrides, such as ZnxOyNz; inorganic semiconductors (such as amorphous silicon, microcrystalline silicon, or nanocrystalline silicon); organic semiconductors (such as CuPc, pentacene, PTCDA, methylene blue, orange G, rubrene); polymeric semiconductors (such as PEDOT: PSS, POT, P3OT, P3HT, polyaniline, polycarbazole); 2D materials (such as graphene); chalcogenides such as MoS2, GeSbTe; perovskites (SrTiO3, CH3NH3PbCl3, H2NCHNH2PbCl3, CsSnI 3); any of the foregoing semiconductor materials, also doped or comprising a doping gradient, is either n-type or p-type.
Examples of suitable materials for the dielectric material and/or substrate in certain embodiments are provided in the following description.
In certain embodiments, at least the semiconductor material and the first and second electrodes are substantially transparent to at least visible light.
In some embodiments, the semiconductor material is substantially transparent to at least visible light, but the first and second electrodes are at least partially reflective to visible light.
In certain embodiments, the dielectric material is substantially transparent to at least visible light.
In certain embodiments, one of the first and second electrodes comprises a body (e.g., layer) of titanium and a layer comprising or consisting of at least one titanium oxide or titanium suboxide formed on a surface of the body of titanium, wherein the interface providing the schottky contact comprises or consists of an interface between the body of semiconductor material and the layer comprising or consisting of at least one titanium oxide or titanium suboxide.
Another aspect of the invention provides a circuit comprising at least a first diode according to any preceding aspect or embodiment and a second diode according to any preceding aspect or embodiment, wherein the first and second planar regions of the first diode are offset (i.e. from each other) by a first distance and the first and second planar regions of the second diode are offset by a second distance, the second distance being different from the first distance.
Another aspect of the invention provides a circuit or circuit module comprising a diode according to any preceding aspect or embodiment. For example, the circuit or circuit block may be a logic gate (e.g., an or gate and an and gate, etc.) or an inverter (e.g., a diode-loaded inverter).
In some embodiments, the circuit is an integrated circuit.
Another aspect of the invention provides an electronic device comprising a diode according to any of the preceding aspects or embodiments. For example, the device may be a source-gated transistor, a schottky transistor, a gated diode, or the like.
Another aspect of the invention provides a method of manufacturing a schottky diode comprising a first electrode, a second electrode and a body of semiconductor material connecting the first and second electrodes, the method comprising: forming a first electrode on a first region of a substrate (or support) surface; forming a body of dielectric material covering at least a second region of the substrate surface adjacent to the first region; forming a body of semiconductor material comprising a first portion disposed over the first electrode and connected to the first electrode at a first interface, and a second portion disposed over a portion of the body of dielectric material covering the second region of the substrate surface; and forming a second electrode on the second portion of the body of semiconductor material, the second electrode being connected to the body of semiconductor material at a second interface.
In some embodiments, the first interface has a first projection on the substrate surface, the second interface has a second projection on the substrate surface, and the second projection is offset a distance from the first projection.
In certain embodiments, the method further comprises predetermining the distance as a function of at least one desired characteristic or parameter of the diode.
In some embodiments, the first interface comprises a first surface portion of the first electrode, and the method further comprises treating the first surface portion of the first electrode prior to forming the body of semiconductor material.
In some embodiments, the second interface comprises a surface portion of the body of semiconductor material, and the method further comprises treating the surface portion of the body of semiconductor material prior to forming the second electrode.
In certain embodiments, the body of semiconductor material comprises at least two layers.
In certain embodiments, the method further comprises selectively processing at least a portion of the body of semiconductor material (e.g., implanting ions).
In certain embodiments, the body of dielectric material covers a portion of the first electrode.
In some embodiments, the body of dielectric material includes a window through which at least a portion of the first electrode is visible (exposed), and the first portion of the body of semiconductor material is formed inside the window.
Another aspect of the invention provides a method of manufacturing a schottky diode comprising a first electrode, a second electrode and a body of semiconductor material connecting the first and second electrodes, the method comprising: forming a first electrode on a first region of a substrate (or support) surface; forming a body of semiconductor material comprising a first portion disposed over the first electrode and connected to the first electrode at a first interface, and a second portion disposed over a second region of the substrate surface adjacent the first region; and forming a second electrode on the second portion of the body of semiconductor material, the second electrode being connected to the body of semiconductor material at a second interface. The above-described aspects and features of the embodiments of the invention can be utilized in this respect with corresponding advantages.
Another aspect of the invention provides a method of manufacturing a schottky diode comprising a first electrode, a second electrode and a body of semiconductor material connecting the first and second electrodes, the method comprising: forming a first electrode on a first region of a substrate (or support) surface; forming a second electrode on a second region of the surface of the substrate, the second region being separated from the first region by a third region; forming a body of semiconductor material comprising a first portion disposed over the first electrode and connected to the first electrode at a first interface, a second portion disposed over the second electrode and connected to the second electrode at a second interface, and a third portion disposed over the third region and connecting the first portion and the second portion. Again, the features of the above-described aspects and embodiments of the invention may be utilized in this respect with corresponding advantages.
In some embodiments, the first interface comprises a first surface portion of the first electrode, and the method further comprises treating the first surface portion of the first electrode prior to forming the body of semiconductor material.
In some embodiments, the second interface comprises a first surface portion of the second electrode, and the method further comprises treating the first surface portion of the second electrode prior to forming the body of semiconductor material.
In certain embodiments, the forming of the first electrode and the forming of the second electrode are performed simultaneously.
In certain embodiments, the forming of the first electrode is performed before or after the forming of the second electrode.
In some embodiments of any of the above aspects, the method may further comprise implanting ions to dope or increase the doping of at least a portion of the body of semiconductor material.
In certain embodiments of any of the above aspects, the first electrode comprises a body of titanium, and said treating of said first surface portion of the first electrode comprises treating said first surface portion of the first electrode to form a layer comprising or consisting of at least one of titanium oxide or titanium suboxide.
Another aspect of the invention provides a method of manufacturing a schottky diode comprising a first electrode, a second electrode, and a body of semiconducting material connecting the first electrode and the second electrode, the method comprising: forming a first electrode having a substantially planar (upper) surface; forming a layer of dielectric material having a substantially planar (upper) surface parallel to the substantially planar surface of the first electrode and having a window through which at least a portion of the planar surface of the first electrode is visible/exposed; forming a body of semiconductor material having a substantially planar (upper) surface, the body of semiconductor material comprising a first portion filling the window, and a second portion extending laterally from the window to overlie a portion of the substantially planar (upper) surface of the layer of dielectric material; and forming a second electrode on the second portion.
In certain embodiments of any of the above aspects, the method may further comprise treating the surface/surface of the first electrode (e.g., performing surface engineering on the first electrode) and/or the surface of the second electrode to modify the work function and/or introduce a potential barrier. The treatment may include implantation, plasma treatment, SAM deposition, ALD, ozone UV, laser exposure, thermal annealing, and the like. In some embodiments, a process that is selective only to the first electrode may be selected.
In certain embodiments, the diode includes a top dielectric layer. This may allow the second electrode to be selectively deposited into a window in the top dielectric layer. In addition, protection may be provided for the semiconductor during and after processing of the second electrode.
In some embodiments, the first electrode is formed of a first conductive material and the second electrode is formed of a second conductive material different from the first material.
Another aspect of the present invention provides a schottky diode, including: a first electrode; a second electrode; and a body of semiconductor material connected to the first electrode at a first interface and to the second electrode at a second interface, wherein the first interface provides a schottky contact, the first electrode comprises a body (e.g., layer) of titanium and a layer comprising or consisting of at least one titanium oxide or titanium suboxide formed on a surface of the body of titanium, and the first interface comprises or consists of an interface between the body of semiconductor material and the layer comprising or consisting of at least one titanium oxide or titanium suboxide.
In certain embodiments, the semiconductor material is an oxide semiconductor, such as IGZO.
Drawings
Embodiments of certain aspects of the present invention will now be described with reference to the accompanying drawings, in which:
FIG. 1 illustrates a thin film electronic device embodying the present invention and having been formed by a method embodying the present invention;
FIG. 2 illustrates a series of processing steps in a method embodying the invention and suitable for manufacturing the device illustrated in FIG. 1;
FIG. 3 illustrates another electronic device embodying the present invention;
FIG. 4 illustrates another electronic device embodying the present invention;
FIG. 5 illustrates another electronic device embodying the present invention;
FIG. 6 illustrates another electronic device embodying the present invention;
FIG. 7 illustrates another electronic device embodying the present invention;
FIG. 8 shows another electronic device embodying the present invention;
FIG. 9 illustrates exemplary current-voltage characteristics of an electronic device embodying the present invention fabricated in accordance with the sequence of process steps illustrated in FIG. 2;
FIG. 10 shows a schematic of a circuit embodying the present invention;
FIG. 11 illustrates a Schottky diode embodying an aspect of the present invention;
FIG. 12 illustrates another Schottky diode embodying an aspect of the present invention;
FIG. 13 illustrates another Schottky diode embodying an aspect of the present invention;
FIG. 14 illustrates two additional Schottky diodes embodying an aspect of the present invention;
FIG. 15 illustrates another Schottky diode embodying an aspect of the present invention;
fig. 16 through 19 illustrate a method of fabricating a schottky diode embodying aspects of the present invention;
figure 20 shows a portion of a circuit embodying an aspect of the present invention and integrating two schottky diodes,
FIG. 21 shows a Source Gated Transistor (SGT) embodying the present invention;
FIG. 22 illustrates a diode OR gate embodying an aspect of the present invention and integrating a Schottky diode embodying an aspect of the present invention;
fig. 23 illustrates a diode and gate embodying an aspect of the present invention and integrating a schottky diode embodying an aspect of the present invention;
FIG. 24 illustrates a diode-loaded inverter embodying an aspect of the present invention and incorporating a Schottky diode embodying an aspect of the present invention; and
fig. 25 shows a schottky diode embodying another aspect of the present invention.
Detailed Description
Reference is now made to fig. 1(a), which shows a side view of a multilayer device on an insulating
Fig. 1(b) shows a top view of the device layer shown in fig. 1 (a).
Fig. 1(c) shows a top view of the device layer, including an example of the
Fig. 1(d) and 1(e) show cross-sectional and top views, respectively, of the device layer to illustrate a device having a radial geometry. In this example, the
Referring again to fig. 1, fig. 1(a) is a schematic cross-section of a schottky diode embodying an aspect of the present invention as defined in
In this first embodiment, the
In this example, the
The device of fig. 1(a) is formed by a method in which a
In the embodiment of fig. 1(a), it should be understood that the second plane P2 is parallel to the first plane P1, although in alternative embodiments the second plane P2 may not be parallel to P1.
It will also be appreciated that fig. 1(b) and 1(c) show plan views of variations of the embodiment shown in fig. 1(a), illustrating different arrangements of non-overlapping (i.e. laterally and vertically offset) first and
Reference is now made to fig. 1(d), which shows another embodiment closely related to the embodiment shown in fig. 1 (a). Fig. 1(e) is a plan view of the device shown in fig. 1(d) (fig. 1(d) shows a cross section). Similar to the embodiment of fig. 1(a), the
Still referring to fig. 1(a), it will be understood that it shows a diode configuration with laterally and vertically separated electrodes, and the bottom electrode is shown as a schottky contact as just one example.
In general, the operating frequency of a schottky diode is determined by the RC time constant of the diode (which is inversely proportional to frequency). The lateral diode configuration benefits from minimal overlap capacitance compared to the conventional vertical configuration, resulting in an overall reduction in parasitic capacitance. As for resistance, contact resistance can be reduced by increasing the overlap ratio of conductor-semiconductor contacts while still maintaining proper spacing between the two conductor contacts. However, a trade-off is made between the series resistance of the diode and the schottky-ohmic contact isolation (the series resistance increases with increasing isolation). Can be overcome by increasing the W/L ratio of the diode while still maintaining low parasitic capacitance and precise control over the channel length.
Referring now to fig. 2, fig. 2(a) shows an insulating
In alternative embodiments, the portion is covered by selectively depositing, printing, or otherwise covering a desired area or portion of the conductor layer with a resist material. Fig. 2(e) shows a further stage in which the exposed
Fig. 2(h) shows a further stage in which a
Fig. 2(k) shows a further stage in which a
Fig. 2(n) shows a further stage in which a
Reference is now made to fig. 3, which shows a device formed by a method embodying the present invention, in which there is no
Referring again to fig. 3, this shows in some respects a device (schottky diode) similar to the embodiment shown in fig. 1(a), but without the
Referring now to fig. 4, there is shown a device formed by a method embodying the present invention. An insulating
Referring again to fig. 4, it will be appreciated that fig. 4 shows another embodiment in which the
Reference is now made to fig. 5, which shows a device formed by another method embodying the present invention, in which an additional insulating
Reference is now made to fig. 6(a), which shows a device formed by a method embodying the present invention. A device is provided such that the
Referring again to fig. 6(a), it will be appreciated that this embodiment is one in which the projection of the
Referring again to fig. 6(b), it will be appreciated that in this particular embodiment the projection of the
Referring now to fig. 7, there is shown a device formed by a method embodying the present invention. A device is provided in which the (upper) surface 21 of the
For example, certain embodiments include a schottky barrier formed between a conductive electrode (e.g., layer) of titanium and a semiconductor (e.g., layer) of an oxide semiconductor (e.g., IGZO or any other oxide semiconductor mentioned elsewhere in this specification). In such embodiments, the semiconductor (e.g., layer) may be modified by forming a layer of titanium oxide (e.g., TiO2 and/or TiO) on a surface (e.g., upper surface) or a portion of the surface of the titanium electrode (e.g., layer) prior to deposition thereof. In more detail, a "layer of titanium oxide" may comprise, comprise or consist of: a single titanium oxide or titanium suboxide composition; a combination of some or all of titanium oxide (TiO), titanium trioxide (Ti2O3), titanium dioxide (TiO 2); and one or more titanium suboxides (TiOx, where x is between 1 and 2 or between 0 and 1, e.g., 0.7 and 1.3). In other words, a "layer of titanium oxide" or "titanium oxide layer" may be a layer comprising or consisting of at least one titanium oxide or suboxide. The formation of the titanium oxide layer may be controlled by temperature, atmospheric composition and/or pressure and/or the application of plasma or other stimuli, as is well known in the art. Thus, in certain methods embodying the invention, a conductive electrode (e.g., a schottky anode) may be formed by first depositing or otherwise forming a titanium body (e.g., layer) on a substrate or other support or structure. Then, in a surface treatment step (e.g., an annealing step), a titanium oxide layer is formed on the surface of the titanium body. A body (e.g., layer) of semiconductor material (e.g., an oxide semiconductor, such as IGZO) is then formed, which at least partially overlaps the titanium oxide layer, such that the interface between the semiconductor material and the titanium oxide layer provides a schottky barrier (contact). Accordingly, certain embodiments include a schottky anode comprising a titanium body having a titanium oxide layer formed on a surface of the body. In a diode, a titanium oxide layer interfaces with a semiconductor material to form a schottky barrier.
Referring now to fig. 8(a), there is shown a device formed by a method embodying the present invention. A device is provided such that the (upper) surface of the
Fig. 9 shows typical current-voltage characteristics of an electronic device embodying the invention formed by a method embodying the invention, after a series of processing steps shown in fig. 2. Fig. 9(a) shows the current-voltage characteristics of a lateral schottky diode in which the second interface is offset from the first interface so that the projection of the second interface onto the first plane does not overlap the first interface, a configuration that benefits from high reverse breakdown voltage and low reverse leakage current (0.5uA, at 30V reverse bias). Fig. 9(b) shows the current-voltage characteristics of a lateral schottky diode, where the second interface is offset from the first interface such that the projection of the second interface onto the first plane partially overlaps the first interface, this configuration benefits from a high forward current (1mA, at a forward bias of 1V). Fig. 9 illustrates that lateral structures with different interface offsets can provide multiple devices with different characteristics on the same substrate in a manner that minimizes the number of necessary processing steps.
Fig. 10 illustrates a typical circuit configuration using lateral schottky diodes embodying the present invention, which may be configured to form a rectifier to convert alternating current (full wave (a) or half wave (b)) into direct current, as an electrostatic discharge (ESD) protection element to prevent sudden flow of current due to electrostatic discharge (c), or as a voltage regulator to maintain a constant voltage (d). Referring now to fig. 10(a), there is shown a schematic diagram of an exemplary full wave rectifier circuit embodying the present invention. Referring now to fig. 10(b), there is shown a schematic diagram of an exemplary half-wave rectifier circuit embodying the present invention. Referring now to fig. 10(c), there is shown a schematic diagram of an exemplary ESD protection circuit embodying the present invention. Referring now to fig. 10(d), there is shown a schematic diagram of an exemplary voltage multiplier circuit embodying the present invention. Lateral schottky diodes embodying the present invention may be combined in the same integrated circuit by one or more of these and/or other circuit configurations without increasing the process steps required for their fabrication.
Referring now to fig. 11, there is shown an embodiment of another aspect of the present invention, which aspect is defined generally by
It should be understood that the embodiment of fig. 11 is a structure without a dielectric layer. The semiconductor material may be any semiconductor material disclosed in this specification or apparent to a skilled person. It will also be appreciated that in order to fabricate the structure of fig. 11, the materials selected for the first and
Reference is now made to fig. 12, which shows an embodiment similar to that shown in fig. 11, but where the first and
Referring now to fig. 13, there is shown a cross-sectional view of another embodiment of an aspect of the present invention, generally defined by
Referring now to fig. 14(a), there is shown a cross-sectional view of another schottky diode embodying the present invention. This embodiment differs from some of the previously described embodiments in that the
Referring now to fig. 15, there is shown another schottky diode embodying an aspect of the present invention; the structure has a dielectric layer. The
The ability of the method to provide devices with different characteristics on the same wafer simply by changing its lateral geometry is advantageous, for example in terms of minimizing the number of processing steps required to produce devices optimized for a large number of applications of the same integrated circuit (see the description of fig. 6 and 9).
Referring now to FIG. 16, a method embodying an aspect of the present invention is shown. The method comprises the following steps: (a) providing a substrate 1 (or other support/support structure); (b) forming a
Referring to fig. 17, there is shown another method embodying an aspect of the invention, similar to that shown in fig. 16, but differing in that the body of
Referring now to fig. 18, there is shown another method embodying an aspect of the present invention for fabricating a schottky diode including a first electrode, a second electrode, and a body of semiconductor material connecting the first and second electrodes. The method comprises the following steps: (a) forming a
Referring now to FIG. 19, another method embodying an aspect of the present invention is shown. The method comprises the following steps: (a) providing a substrate 1 (or support/support structure); (b) forming a
Referring now to fig. 20, there is shown a portion of a circuit embodying an aspect of the present invention. Two schottky diodes are formed simultaneously on a
Schottky diodes/devices and methods according to any of the above aspects and embodiments may be incorporated into or incorporated into more complex device fabrication methods, e.g., source gated transistors, schottky transistors, gated diodes, etc. For example, fig. 21 shows a source-gated transistor (SGT) incorporating a schottky diode embodying an aspect of the present invention. An
It should be appreciated that schottky diodes embodying aspects of the present invention may be incorporated in various circuits, circuit modules, and electronic devices in the form of, for example, Integrated Circuits (ICs). Schottky diodes embodying aspects of the present invention may be incorporated into logic gates. Such logic gates may include one or more diodes as the only active elements (e.g., in "diode logic") or in combination with transistors ("diode-transistor logic"). Two diode logic examples incorporating schottky diodes embodying aspects of the present invention are shown in fig. 22 and 23. Fig. 22 shows a diode or gate embodying an aspect of the present invention, and the diode or gate comprises two diodes, each having a respective anode connected to a respective input terminal and a respective cathode connected to an output terminal. The output terminal is grounded through a resistor. Fig. 23 shows a diode and gate embodying an aspect of the present invention, and the diode and gate includes two diodes, each having a respective cathode connected to a respective input terminal and a respective anode connected to an output terminal. The output terminal is connected to the positive
Schottky diodes embodying aspects of the present invention may also be incorporated into diode-loaded inverters, such as that shown in fig. 24. Conventional single-pole inverters typically place a transistor switch and a resistive load between a high voltage reference and a low voltage reference. The inverter input is connected to the transistor gate terminal and the inverter output is connected to the junction of the transistor and the resistor. In a diode-loaded inverter, the resistor load is replaced by a diode, for example as shown in fig. 24. Using a schottky diode embodying an aspect of the present invention as a load in a diode-loaded inverter, as shown in fig. 24, may provide advantages of fast switching, low voltage drop, and low power consumption.
Referring to fig. 25, fig. 25 illustrates another schottky diode embodying one aspect of the present invention and may be fabricated by methods and incorporated into circuits and devices embodying other aspects of the present invention. The diode includes: a
It will be appreciated from the above description that certain lateral diodes described herein and embodying the present invention differ from the prior art lateral diodes in that the metal contacts are spaced apart laterally and longitudinally with the semiconductor layer sandwiched in between. This allows structures to be easily included in the manufacturing process, thereby minimizing additional processing steps and reducing costs. This provides a number of key advantages.
This configuration allows the threshold voltage and breakdown voltage of the diode to be precisely controlled by controlling the spacing between the ohmic and schottky contacts (increased by increasing the spacing) without changing the material or surface properties. This means that, for example, diodes with different thresholds and/or breakdown voltages can be manufactured in the same process on the same substrate without requiring different semiconductor thicknesses, oxygen concentrations or surface treatments. Precise control of device characteristics related to resistance and capacitance, such as contact resistance, series resistance, maximum current level, capacitance, and RC time constant, may also be provided by controlling the geometry of the device.
The construction is easier to manufacture since the conductor layers are separated in the longitudinal direction, allowing more material choices by reducing the problems surrounding etch selectivity. Here, two conductor layers are separated by a dielectric layer. This dielectric layer provides a longitudinal separation between the two conductor layers, thus protecting the bottom conductor layer from any processing (chemical, physical etching, etc.) performed on the top conductor layer. The etch selectivity considerations for both conductor layers here do not affect the choice of conductor layers that can be used, allowing for more material choices than purely longitudinal and lateral approaches.
In the case of metal oxide semiconductors, local reduction of the semiconductor by ohmic contacts is less likely to create a current path to the schottky contact, thereby providing a more robust process that is less dependent on the thickness and/or oxygen content of the metal oxide. This is because the local reduction is substantially limited to only a portion of the semiconductor layer directly below the ohmic contact, which in some embodiments is laterally spaced from the schottky contact. The reduction may extend slightly in the lateral direction at the edge of the ohmic contact, but if the lateral separation of the two contacts is large enough, this will ensure that no conductive path can be formed extending from the ohmic contact all the way to the schottky contact. In other words, controlling the lateral separation of the two contacts may ensure that a conductive path extending from the ohmic contact all the way to the schottky contact is avoided.
Material
In certain embodiments, the layer of semiconductor material is a thin film, such as a thin film of semiconductor material selected from the list comprising: compound semiconductors (such as GaAs, GaN, InP, CdSe, InGaAs, InGaAsSb); metal oxides such as ZnO, SnO2, NiO, SnO, Cu2O, In2O3, LiZnO, ZnSnO, InSnO (ITO), inzno (izo), hfinzno (hizo), ingazno (igzo); metal oxynitrides, such as ZnxOyNz; inorganic semiconductors (such as amorphous silicon, microcrystalline silicon, or nanocrystalline silicon); organic semiconductors (such as CuPc, pentacene, PTCDA, methylene blue, orange G, rubrene); polymeric semiconductors (such as PEDOT: PSS, POT, P3OT, P3HT, polyaniline, polycarbazole); 2D materials (such as graphene); chalcogenides such as MoS2, GeSbTe; and perovskites (SrTiO3, CH3NH3PbCl3, H2NCHNH2PbCl3, CsSnI 3). These semiconductor materials, too, may be doped or contain doping gradients and may be n-type or p-type.
In some embodiments, the layer of conductive material may include: metals such as Au, Ti, Al, Mo, Pt, Pd, Ag, Cu, Ni, Cr, Ta, W; metal alloys such as MoNi, MoCr, AlSi; transparent conductive oxides (such as ITO, IZO, AZO); metal nitrides such as TiN; carbon materials such as carbon black, carbon nanotubes, graphene; conductive polymers such as polyaniline, PEDOT: PSS; or a semiconductor material.
In some embodiments, the dielectric material layer comprises: metal oxides such as Al2O3, ZrO2, HfO2, Y2O3, Si3N5, TiO2,
In some embodiments, the schottky diode may be disposed on a substrate or substrate structure. In other words, the method may further comprise supporting the schottky diode directly or indirectly on the substrate. In some embodiments, the substrate may be flexible, and the substrate may comprise a material selected from the list consisting of: glass (rigid or flexible); polymers (such as polyethylene naphthalate or polyethylene terephthalate); a polymer foil; paper; insulator coated metals (such as coated stainless steel); cellulose, polymethyl methacrylate, polycarbonate, polyvinyl alcohol, polyvinyl acetate, polyvinylpyrrolidone, polyvinylphenol, polyvinyl chloride, polystyrene, polyethylene naphthalate, poly (terephthalic acid), polyimide, polyamide (e.g., nylon), poly (hydroxy ether), polyurethane, polycarbonate, polysulfone, parylene, polyarylate, Polyetheretherketone (PEEK), acrylonitrile butadiene styrene, 1-methoxy-2-propyl acetate (SU-8), polyhydroxybenzyl silsesquioxane (HSQ), benzocyclobutene (BCB), AI203, SiOxNy, SiO2, Si3N4, UV curable resins, nanoimprint resist, photoresist.
In certain embodiments, providing a layer of substrate/semiconductor/conductor/dielectric material comprises forming the layer by a technique selected from the list comprising: vapor deposition (physical such as sputtering; chemical such as PECVD); vacuum deposition (such as thermal or electron beam evaporation); coating (spin, dip, doctor blade, bar, spray, slot die); printing (inkjet, gravure, offset, screen, flexo); pulsed Laser Deposition (PLD); atomic Layer Deposition (ALD) coatings.
In certain embodiments, the layers of substrate/semiconductor/conductor/dielectric material may have surface modifications by techniques such as thermal annealing, plasma treatment (such as O2, Cl2, Ar, CF4, BCl3, N2, SF 6, HBr), self-assembled monolayer SAM (such as HMDS) RIE, ozone UV treatment, and the like.
Throughout the detailed description and claims of this specification, the words "comprise" and "comprise", and variations of the words "comprise" and "comprising", mean "including but not limited to", and are not intended to (and do not) exclude other moieties, additions, components, integers or steps. Throughout the detailed description and claims of this specification, the singular forms "a", "an", and "the" include plural referents unless the context requires otherwise. In particular, where the indefinite article is used, the specification is to be understood as contemplating plurality as well as singularity, unless the context requires otherwise.
Features, integers, characteristics, compounds, chemical moieties or groups described in conjunction with a particular aspect, embodiment or example of the invention are to be understood to be applicable to any other aspect, embodiment or example described herein unless incompatible therewith. All of the features disclosed in this specification (including any accompanying claims, abstract and drawings), and/or all of the steps of any method or process so disclosed, may be combined in any combination, including combinations in which at least some of such features and/or steps are mutually exclusive. The invention is not restricted to the details of any of the foregoing embodiments. The invention extends to any novel one, or any novel combination, of the features disclosed in this specification (including any accompanying claims, abstract and drawings), or to any novel one, or any novel combination, of the steps of any method or process so disclosed.
The reader's attention is directed to all papers and documents which are filed concurrently with or previous to this application in connection with this specification and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference.
- 上一篇:一种医用注射器针头装配设备
- 下一篇:热电装置