Fractional order chaotic sliding mode synchronous secret communication method based on single chip microcomputer
阅读说明：本技术 一种基于单片机的分数阶混沌滑模同步保密通信方法 (Fractional order chaotic sliding mode synchronous secret communication method based on single chip microcomputer ) 是由 于文新 周躜波 王俊年 陈宇 钟国亮 刘美婷 于 2021-02-26 设计创作，主要内容包括：本文发明一种基于单片机的分数阶滑模同步保密通信电路,包括以下步骤：构五维分数阶混沌系统；Adomian算法对所构建的五维分数阶混沌系统进行离散化；利用滑模变结构控制实现混沌系统间的同步；利用C语言对Adomian离散化算法以及滑模变结构控制算法进行编程并烧录至单片机；对加密解密电路进行硬件电路设计。本文设计的一种五维分数阶混沌保密通信系统相较于传统的加密方法具有长期的不可预测性、抗截获性以及更强的保密性等优点。采用滑模变结构控制算法实现系统同步,相较传统的同步方法具有同步时间短,鲁棒性强,同步误差小等优点。采用Adomian分数阶混沌系统离散算法,相较于其他分数阶离散化算法,Adomian算法收敛速度快,减少了单片机产生分数阶混沌的硬件开销这极大地降低了分数阶混沌运用于保密通信利于的硬件成本,使单片机内实现分数阶混沌具有现实价值。(The invention relates to a fractional order sliding mode synchronous secret communication circuit based on a single chip microcomputer, which comprises the following steps: constructing a five-dimensional fractional order chaotic system; the Adomian algorithm discretizes the constructed five-dimensional fractional order chaotic system; the synchronization between chaotic systems is realized by using the sliding mode variable structure control; programming the Adomin discretization algorithm and the sliding mode variable structure control algorithm by using a C language and burning the Adomin discretization algorithm and the sliding mode variable structure control algorithm to the singlechip; and designing a hardware circuit for the encryption and decryption circuit. Compared with the traditional encryption method, the five-dimensional fractional order chaotic secret communication system designed by the method has the advantages of long-term unpredictability, interception resistance, higher confidentiality and the like. The sliding mode variable structure control algorithm is adopted to realize system synchronization, and compared with the traditional synchronization method, the method has the advantages of short synchronization time, strong robustness, small synchronization error and the like. Compared with other fractional order discretization algorithms, the Adomin fractional order chaotic system discretization algorithm has high convergence speed, reduces the hardware cost of the single chip microcomputer for generating the fractional order chaos, greatly reduces the hardware cost of the fractional order chaos for the secure communication, and has practical value for realizing the fractional order chaos in the single chip microcomputer.)
1. A fractional order chaotic sliding mode synchronous secret communication method based on a single chip microcomputer is characterized by comprising the following steps:
the method comprises the following steps: constructing a five-dimensional fractional order chaotic system for encryption;
step two: carrying out discretization processing on the five-dimensional fractional order chaotic system by using an Adomian algorithm;
step three: constructing a sliding mode approach law and a sliding mode surface in a sliding mode variable structure control algorithm;
step four: programming the Adomin algorithm and the sliding mode variable structure algorithm by using a C language and burning the Adomin algorithm and the sliding mode variable structure algorithm to the singlechip;
step five: a fractional order chaos sliding mode synchronous secret communication hardware circuit design based on a single chip microcomputer.
2. The fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer according to claim 1, which is characterized in that a dimensionless expression of a high-dimensional fractional order chaotic system is constructed in the first step:
wherein thereinIs a q-order Caputo fractional differential operator, x1,x2,x3,x4,x5For a system state variable, a, b, c, d, h, f, g, p is a control parameter of the system, α, β, γ, δ, λ is a fractional order chaotic system order, where typically a =20, b =2, c =6, d =10, h =3, f =2, g = -8, p = -1; α = β = γ = δ = λ = 0.88.
3. The fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer according to claim 2, characterized in that in the second step, the five-dimensional fractional order chaotic system is discretized by using an Adomin algorithm and then solved in the following form:
wherein thereinIn order to be a function of the Gamma function,to representDimension j, (j =1,2,3,4,5) times of iteration expression, h is an iteration step, and the iteration step h is usually 0.01;
wherein each recursive parameter is represented as follows:
。
4. the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer according to claim 3, wherein a sliding mode approach law expression in the three-step sliding mode variable structure control algorithm is as follows:
usually, k =10, epsilon =0.2 and delta =1 are taken, and the expression of the sliding mode surface is as followsWherein c =1;(i =1,2,3,4,5) is a synchronization error corresponding to each dimension of the encryption system and the decryption system,for the symbolic function, the expression at the decryption end is:
wherein y is1, y2, y3, y4, y5To decrypt an end-system state variable, a, b, c, d, h, f, g, p are control parameters of the system, α, β, γ, δ, λ are fractional order chaotic system orders, where typically a =20, b =2, c =6, d =10, h =3, f =2, g = -8, p = -1; α = β = γ = δ = λ = 0.88.
5. The fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer according to claim 4, wherein in the fifth step, a hardware circuit design method of fractional order chaotic sliding mode synchronous secret communication based on the single chip microcomputer comprises the following specific steps:
1) the encryption circuit is designed to: the system is powered on, a singlechip in the encryption circuit generates a chaotic system through a fractional order chaotic system discretization program burnt in the fourth step, and the result is mapped to a corresponding singlechip port so that a digital-to-analog converter converts a digital signal generated by the singlechip discretization into an analog signal; then the analog signal generates an Encrypted signal Encrypted through an inverting addition circuit; when encryption is completed, an encryption end simultaneously generates a 3-bit FLAG bit (WAIT, INTERATION, FLAG) and a 12-bit data bit (Tran _1-Trans _12) for synchronization of the fractional order chaotic system;
2) the decryption circuit is designed to: the system is powered on, a singlechip in a decryption circuit generates a chaotic system through fractional order chaotic system discretization burnt in the fourth step and a fractional order chaotic sliding mode synchronization program and performs chaotic system synchronization, wherein data used for the fractional order chaotic system synchronization is received from a 3-bit FLAG bit (WAIT, INTERATION, FLAG) and a 12-bit data bit (Tran _1-Trans _12) generated by an encryption end; the synchronized signal Key and the Encrypted signal Encrypted are subjected to an inverse addition circuit to obtain a Decrypted signal Decrypted.
Technical Field
The invention relates to the field of secret communication, in particular to a fractional order chaotic sliding mode synchronous secret communication method based on a single chip microcomputer.
Background
Compared with devices such as an FPGA and a DSP, the single chip microcomputer has the advantages of high economic benefit, wide application field, smaller interference from external environment, realization of different functions through programming and the like, and has incomparable flexibility, repeatability and stability compared with the traditional analog circuit. At present, most of the existing research results are that FPGA or DSP is used, chaos is generated through strong computing performance of the FPGA or DSP, but chaos is rarely realized by utilizing a single chip microcomputer and is applied to a secret communication circuit. However, because of high price, DSP and FPGA cannot be popularized to daily life, and are only applied in some professional fields such as video coding, image processing, etc. The chaos is costly to apply to production practices. The single chip microcomputer is wide in application field, the scenes contacting the single chip microcomputer in daily life are more, and the Adomin fractional order chaotic discretization algorithm can extremely reduce the hardware overhead when the single chip microcomputer generates chaos, so that the chaos generated in the single chip microcomputer can be applied to actual production life.
With the rapid development of internet and communication technology in recent years, a secure information transmission mode is of great importance. The traditional modern communication technology has the defects of periodicity, decipherability, higher equipment cost and the like of random numbers. Due to the sensitivity of the chaotic system to the initial condition, even if the chaotic system is two identical chaotic systems and evolves from the initial condition with extremely small difference, the orbits of the chaotic systems can quickly become uncorrelated after a period of time, so that the chaotic signals have long-term unpredictability and anti-interception capability. Therefore, the chaotic signal has the advantages of high randomness, unpredictability, non-periodicity, stronger confidentiality and the like compared with the traditional communication technology.
The fractional calculus theory has the same long history as the integral calculus, but the fractional calculus theory is lack of application background, and the related theory is slower to develop compared with the integral calculus. In recent years, scientists find that many physical systems exhibit fractional order dynamic behavior, and with the development of computer science and the massive application of fractional order differential equations in the field of applied science in recent years, fractional order calculus becomes a research hotspot of nonlinear science again.
Chaotic synchronization is a key for realizing chaotic secret communication, and the synchronization performance is directly related to the practical application of a chaotic system. In recent years, a large number of results have been obtained in fractional sliding mode synchronization, the application field of the fractional sliding mode synchronization is also expanded from physics to the fields of electronics, information science, medicine and the like, the synchronization control of a fractional system gradually becomes a research hotspot, and the sliding mode variable structure control can realize the synchronization of a chaotic system within a limited time, is not influenced by system parameter change and noise interference, and has strong robustness. Therefore, the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer has higher research value in the aspects of reducing signal encryption cost and realizing quick synchronization of the chaotic system by using the single chip microcomputer.
Disclosure of Invention
In order to solve the technical problems, the invention provides a fractional order chaotic sliding mode synchronous secret communication method based on a single chip microcomputer, which has low hardware cost, good secret effect and easy realization.
The invention discloses a fractional order chaotic sliding mode synchronous secret communication method based on a single chip microcomputer, which mainly comprises the following steps of:
the method comprises the following steps: constructing a five-dimensional fractional order chaotic system for encryption;
step two: carrying out discretization processing on the five-dimensional fractional order chaotic system by using an Adomian algorithm;
step three: constructing a sliding mode approach law and a sliding mode surface in a sliding mode variable structure control algorithm;
step four: programming the Adomin algorithm and the sliding mode variable structure algorithm by using a C language and burning the Adomin algorithm and the sliding mode variable structure algorithm to the singlechip;
step five: a fractional order chaos sliding mode synchronous secret communication hardware circuit design based on a single chip microcomputer.
1. The fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer belongs to the step one of constructing a dimensionless expression of a high-dimensional fractional order chaotic system, and comprises the following steps:
whereinIs a q-order Caputo fractional differential operator, x1, x2, x3, x4, x5The method is characterized in that the method is a system state variable, a, b, c, d, h, f, g and p are control parameters of the system, and alpha, beta, gamma, delta and lambda are fractional order chaotic system orders. Where typically a =20, b =2, c =6, d =10, h =3, f =2, g = -8, p = -1; α = β = γ = δ = λ = 0.88.
2. In the above fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer, the five-dimensional fractional order chaotic system in the second step is discretized by using an Adomin algorithm and then solved in the following form:
whereinIs a Gamma function, an，To representDimension j, (j =1,2,3,4,5) times of iteration expression, h is an iteration step, and the iteration step h is usually 0.01;
wherein each recursive parameter is represented as follows:
。
3. the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer belongs to the sliding mode approach law expression in the three-sliding mode variable structure control algorithm and comprises the following steps:
usually, k =10, epsilon =0.2 and delta =1 are taken, and the expression of the sliding mode surface is as followsWherein c = 1.(i =1,2,3,4,5) isThe encryption system and the decryption system have corresponding synchronization errors in each dimension,for the symbolic function, the expression at the decryption end is:
wherein y is1, y2, y3, y4, y5For decrypting the state variables of the end system, a, b, c, d, h, f, g and p are control parameters of the system, and alpha, beta, gamma, delta and lambda are orders of the fractional order chaotic system. Where typically a =20, b =2, c =6, d =10, h =3, f =2, g = -8, p = -1; α = β = γ = δ = λ = 0.88.
4. The fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer specifically comprises the following steps:
1) the encryption circuit is designed to: and (3) electrifying the system, wherein the single chip microcomputer in the encryption circuit generates the chaotic system through a fractional order chaotic system discretization program burnt in the fourth step, and mapping the result to a corresponding single chip microcomputer port so that a digital-to-analog converter converts a digital signal generated by the discretization of the single chip microcomputer into an analog signal. The analog signal is then inverted and added to generate the Encrypted signal Encrypted. And simultaneously generating a 3-bit FLAG bit (WAIT, INTERATION, FLAG) and a 12-bit data bit (Tran _1-Trans _12) for synchronization of the fractional order chaotic system by the encryption terminal while completing encryption.
2) The decryption circuit is designed to: when the system is powered on, the singlechip in the decryption circuit generates a chaotic system through the discretization of a fractional order chaotic system burnt in the fourth step and a fractional order chaotic sliding mode synchronization program and performs chaotic system synchronization, wherein data used for the fractional order chaotic system synchronization is received from a 3-bit FLAG bit (WAIT, INTERATION, FLAG) and a 12-bit data bit (Tran _1-Trans _12) generated by an encryption end. The synchronized signal Key and the Encrypted signal Encrypted are subjected to an inverse addition circuit to obtain a Decrypted signal Decrypted.
The invention has the beneficial effect.
1. The invention constructs a five-dimensional fractional order chaotic system. Compared with the traditional encryption method, the method has the advantages of long-term unpredictability, anti-interception performance, stronger confidentiality and the like.
2. The method adopts the sliding mode variable structure control algorithm to realize system synchronization, and has the advantages of short synchronization time, strong robustness, small synchronization error and the like compared with the traditional synchronization method.
3. The invention adopts an Adomin fractional order chaotic system discrete algorithm. Compared with other fractional order discretization algorithms, the Adomin algorithm has high convergence speed, reduces the hardware overhead of the single chip microcomputer for generating the fractional order chaos, enables the fractional order chaos to be generated in the single chip microcomputer to be possible, and greatly reduces the hardware cost of the fractional order chaos beneficial to the secret communication.
Drawings
Fig. 1 is a schematic diagram of the system of the present invention.
Fig. 2 is a connection diagram of input and output interfaces of a single chip microcomputer in an encryption circuit of the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer.
FIG. 3 is a circuit diagram of digital-to-analog conversion and encrypted signal filtering in the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer.
Fig. 4 is a connection diagram of input and output interfaces of a single chip microcomputer in a decryption circuit of the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer.
Fig. 5 is a circuit diagram of decryption digital-to-analog conversion and signal filtering in the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer.
Detailed Description
The invention will be further explained with reference to the drawings.
As shown in fig. 1, a fractional order chaotic sliding mode synchronous secret communication method based on a single chip microcomputer is characterized by mainly comprising the following steps:
the method comprises the following steps: constructing a five-dimensional fractional order chaotic system for encryption;
step two: carrying out discretization processing on the five-dimensional fractional order chaotic system by using an Adomian algorithm;
step three: constructing a sliding mode approach law and a sliding mode surface in a sliding mode variable structure control algorithm;
step four: programming the Adomin algorithm and the sliding mode variable structure algorithm by using a C language and burning the Adomin algorithm and the sliding mode variable structure algorithm to the singlechip;
step five: a fractional order chaos sliding mode synchronous secret communication hardware circuit design based on a single chip microcomputer;
1. the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer belongs to the step one of constructing a dimensionless expression of a high-dimensional fractional order chaotic system (an encryption end) and comprises the following steps:
whereinIs a q-order Caputo fractional differential operator, x1,x2,x3,x4,x5The method is characterized in that the method is a system state variable, a, b, c, d, h, f, g and p are control parameters of the system, and alpha, beta, gamma, delta and lambda are fractional order chaotic system orders. Where typically a =20, b =2, c =6, d =10, h =3, f =2, g = -8, p = -1; α = β = γ = δ = λ = 0.88;
2. in the above fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer, the five-dimensional fractional order chaotic system in the second step is discretized by using an Adomin algorithm and then solved in the following form:
whereinIs a Gamma function, an，To representDimension j, (j =1,2,3,4,5) times of iteration expression, h is iteration step size, and the iteration step size h is usually 0.01
Wherein each recursive parameter is represented as follows:
3. the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer belongs to the sliding mode approach law expression in the three-sliding mode variable structure control algorithm and comprises the following steps:
usually, k =10, epsilon =0.2 and delta =1 are taken, and the expression of the sliding mode surface is as followsWherein c = 1.(i =1,2,3,4,5) is a synchronization error corresponding to each dimension of the encryption system and the decryption system,for the symbolic function, the expression at the decryption end is:
wherein y is1, y2, y3, y4, y5For decrypting the state variables of the end system, a, b, c, d, h, f, g and p are control parameters of the system, and alpha, beta, gamma, delta and lambda are orders of the fractional order chaotic system. Where typically a =20, b =2, c =6, d =10, h =3, f =2, g = -8, p = -1; α = β = γ = δ = λ = 0.88;
4. the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer specifically comprises the following steps:
1) the encryption circuit is designed to: and (3) electrifying the system, wherein the single chip microcomputer in the encryption circuit generates the chaotic system through a fractional order chaotic system discretization program burnt in the fourth step, and mapping the result to a corresponding single chip microcomputer port so that a digital-to-analog converter converts a digital signal generated by the discretization of the single chip microcomputer into an analog signal. The analog signal is then inverted and added to generate the Encrypted signal Encrypted. When encryption is completed, an encryption end simultaneously generates a 3-bit FLAG bit (WAIT, INTERATION, FLAG) and a 12-bit data bit (Tran _1-Trans _12) for synchronization of the fractional order chaotic system;
2) the decryption circuit is designed to: when the system is powered on, the singlechip in the decryption circuit generates a chaotic system through the discretization of a fractional order chaotic system burnt in the fourth step and a fractional order chaotic sliding mode synchronization program and performs chaotic system synchronization, wherein data used for the fractional order chaotic system synchronization is received from a 3-bit FLAG bit (WAIT, INTERATION, FLAG) and a 12-bit data bit (Tran _1-Trans _12) generated by an encryption end. The synchronized signal Key and the Encrypted signal Encrypted are subjected to an inverse addition circuit to obtain a Decrypted signal Decrypted.
As shown in fig. 2, the input and output interfaces of the single chip in the encryption circuit are connected, the ports P0.0-P0.7 of the STC15F2K60S2-1 single chip are sequentially connected with the ports DI0-DI7 of the DAC1208-1 digital-to-analog converter DI0-DI7, the ports P2.0-P2.3 of the STC15F2K60S2-1 single chip are sequentially connected with the ports DI8-DI11 of the DAC1208-1 digital-to-analog converter DI8, the ports P1.0-P1.7 of the STC15F2K60S2-1 single chip are sequentially connected with the ports P1.0-P1.7 of the STC15F2K60S2-2 single chip P1.0-P1.7, and the ports P2.4-P2.7 of the STC15F2K60S2-1 single chip P2-2.4-P2.7. The P3.0 port of the STC15F2K60S2-1 single chip microcomputer is connected with the P3.2 port of the STC15F2K60S2-2 single chip microcomputer, the P3.1 port of the STC15F2K60S2-1 single chip microcomputer is connected with the P3.1 port of the STC15F2K60S2-2 single chip microcomputer, and the P3.2 port of the STC15F2K60S2-1 single chip microcomputer is connected with the P3.0 port of the STC15F2K60S2-2 single chip microcomputer.
As shown in FIG. 3, the digital-to-analog conversion and encrypted signal filtering circuit diagram, the DAC1208-1 digital-to-analog converter DI0-DI7 port is connected with STC15F2K60S2-1 single chip P0.0-P0.7 port in turn, DAC1208-1 digital-to-analog converter DI8-DI11 port is connected with STC15F2K60S2-1 single chip P2.0-P2.3 port in turn, DAC1208-1 digital-to-analog converter VCC, BYTE1/2, VREF port is connected with +5V DC power supply, DAC1208-1 digital-to-analog converter GND,/CS,/WRI,/2,/ER XF, IOUT2 is connected with ground, TL082-1 operational amplifier positive phase input end is connected with ground, 082-1 operational amplifier inverting input end is connected with DAC1208-1 digital-to-analog converter IOUT1, TL-1 operational amplifier output end, DAC-1 operational amplifier RFB port is connected with resistor WR 1208, one end of a first capacitor C1 and one end of a third resistor R3 are connected with the other end of the first resistor R1, the inverting input end of a seventh resistor R7 and the other end of a TL082-2 operational amplifier are connected with the other end of the third resistor R3, the output end of the TL082-2 operational amplifier is connected with the seventh resistor R7, the non-inverting input end of the TL082-2 operational amplifier is connected with the ground, and the first capacitor C1 and the first resistor R1 form an encrypted signal filtering circuit together.
As shown in fig. 4, the input and output interfaces of the single chip in the decryption circuit are connected, the ports P0.0-P0.7 of the STC15F2K60S2-2 single chip are sequentially connected with the ports DI0-DI7 of the DAC1208-2 digital-to-analog converter DI0-DI7, the ports P2.0-P2.3 of the STC15F2K60S2-2 single chip are sequentially connected with the ports DI8-DI11 of the DAC1208-2 digital-to-analog converter DI, the ports P1.0-P1.7 of the STC15F2K60S2-2 single chip are sequentially connected with the ports P1.0-P1.7 of the STC15F2K60S2-1 single chip P1.0-P1.7, and the ports P2.4-P2.7 of the STC15F2K60S2-2 single chip P2-1 single chip P2.4-P2. The P3.0 port of the STC15F2K60S2-2 single chip microcomputer is connected with the P3.2 port of the STC15F2K60S2-1 single chip microcomputer, the P3.1 port of the STC15F2K60S2-2 single chip microcomputer is connected with the P3.1 port of the STC15F2K60S2-1 single chip microcomputer, and the P3.0 port of the STC15F2K60S2-2 single chip microcomputer is connected with the P3.2 port of the STC15F2K60S2-1 single chip microcomputer.
FIG. 5 is a circuit diagram of decryption digital-to-analog conversion and signal filtering in the fractional order chaotic sliding mode synchronous secret communication method based on the single chip microcomputer, a DAC1208-2 digital-to-analog converter DI0-DI7 port is sequentially connected with an STC15F2K60S2-2 single chip microcomputer P0.0-P0.7 port, a DAC1208-2 digital-to-analog converter DI8-DI11 port is sequentially connected with an STC15F2K60S2-2 single chip microcomputer P2.0-P2.3 port, a DAC1208-2 digital-to-analog converter VCC, a BYTE1/2, a VREF port is connected with a +5V direct current power supply, a DAC1208-2 digital-to-analog converter GND,/CS,/WRI,/WR 2,/ER 082, an IOTL 2 is connected with the ground, a positive phase input end of an operational amplifier is connected with the ground, an inverse phase input end of the 082-3 operational amplifier is connected with a DAC1208-2 digital-to a DAC1, and an output end, The port of the DAC1208-2 digital-to-analog converter RFB is connected with one end of a second resistor R2, one ends of a second capacitor C2 and a fifth resistor R5 are connected with the other end of a second resistor R2, the reverse-phase input end of a TL082-4 operational amplifier, the other end of a thirteenth resistor R13, a fourth resistor R4 and the other end of a fifth resistor R5 are connected, the output end of the TL082-4 operational amplifier is connected with a fourth resistor R4, the positive-phase input end of the TL082-4 operational amplifier is connected with the ground, and the second capacitor C2 and the second resistor R2 form an encryption signal filtering circuit.