阅读说明：本技术 集成电路封装体及其形成方法 (Integrated circuit package and method of forming the same ) 是由 李维钧 于 2015-09-01 设计创作，主要内容包括：本发明涉及一种集成电路封装体的形成方法。根据本发明一实施例的集成电路封装体,其包括：芯片；芯片座,经配置以承载芯片；信号引脚,设置于芯片座外围且经配置以与芯片电连接；接地引脚,设置于芯片座外围且经配置以接地,至少一导电凸块,设置于接地引脚上方以与接地引脚电连接；绝缘壳体,其遮蔽芯片、芯片座、信号引脚、以及接地引脚,并使至少一导电凸块上端外露；屏蔽金属层,其覆盖在绝缘壳体的上方及侧壁以及至少一导电凸块上端,以与至少一导电凸块电连接。根据本发明实施例的集成电路封装体及其形成方法可以简化制造工艺、降低制造成本。(The invention relates to a method for forming an integrated circuit package. An integrated circuit package according to an embodiment of the invention includes: a chip; a chip holder configured to carry a chip; a signal pin arranged on the periphery of the chip base and configured to be electrically connected with the chip; the grounding pin is arranged on the periphery of the chip holder and is configured to be grounded, and the at least one conductive bump is arranged above the grounding pin so as to be electrically connected with the grounding pin; the insulating shell covers the chip, the chip holder, the signal pin and the grounding pin and exposes the upper end of the at least one conductive lug; and the shielding metal layer covers the upper part and the side wall of the insulating shell and the upper end of the at least one conductive bump so as to be electrically connected with the at least one conductive bump. The integrated circuit package and the forming method thereof according to the embodiment of the invention can simplify the manufacturing process and reduce the manufacturing cost.)

1. A method of forming an integrated circuit package, comprising:

fixing the chip on the chip seat;

connecting the chip with a signal pin positioned on the periphery of the chip base by using a lead wire;

forming at least one conductive bump electrically connected with the grounding pin above the grounding pin positioned on the periphery of the chip base; wherein the ground pins include ground pins located at corners of the integrated circuit package, the ground pins at the corners being configured to be electrically connected to the die paddle by leads or connections;

forming an insulating shell by injection molding, wherein the insulating shell covers the chip, the chip holder, the signal pins, the leads between the chip and the signal pins, the grounding pins and the at least one conductive bump;

slotting from top to bottom in the insulating shell over the at least one conductive bump until the upper end of the at least one conductive bump is exposed; and

covering a shielding metal layer above the insulating shell and on the side wall and the bottom of the groove so that the shielding metal layer is electrically connected with the at least one conductive bump.

2. The method of claim 1, wherein forming the at least one conductive bump further comprises forming a solder ball or other type of metal ball using a wire bonder.

3. The method of claim 1, wherein the ground pins further comprise at least one ground pin located between adjacent end corners of the integrated circuit package, the ground pin between the adjacent end corners configured to be electrically connected by a wire to a ground pin at the end corner or the die paddle.

Technical Field

The invention relates to an integrated circuit package and a method of forming the same.

Background

As more and more wireless communication devices are highly integrated into a mobile phone with a limited area, the rf components that are originally not regarded as important and are processed by using a low-cost lead frame are as follows: the problem of electromagnetic field interference faced by radio frequency power amplifiers (RF PA), Low Noise power amplifiers (LNA), antenna switches (antenna switch), and the like is increasing.

In patent application publication No. CN102479767A, a lead frame with a designed high-low arrangement is used to separate a Signal Pad (Signal Pad) from a ground Pad (GND Pad). In this technique, the signal pins are flush with the outer edge of the leadframe, while the ground pins are recessed within the outer edge of the leadframe. In order to enable the shielding metal layer located at the periphery of the chip to be electrically connected with the grounding pin to form electromagnetic field shielding, the grounding pin needs to be made higher than the signal pin when the grounding pin is manufactured, cutting is stopped after the grounding pin (GND pin) higher than the signal pin is exposed by a half-cut (half-cut) mode, and then the metal coating is finished, so that the electromagnetic field shielding is finished.

In the patent application of CN102479767A, the lead frame with the configured high and low leads needs to be customized by a special mold, which makes the manufacturing cost higher.

Therefore, there is still a need for further improvement of the existing integrated circuit package with electromagnetic shielding function and the manufacturing method thereof.

Disclosure of Invention

An object of the present invention is to provide an integrated circuit package and a method of forming the same, which can obtain an integrated circuit package having an electromagnetic field shielding function with a simple process.

An embodiment of the present invention provides an integrated circuit package, comprising: a chip; a chip holder configured to carry the chip; a signal pin disposed at a periphery of the die pad and configured to be electrically connected to the die; a ground pin disposed at a periphery of the die pad and configured to be grounded; at least one conductive bump disposed above the ground pin to be electrically connected with the ground pin; the insulating shell covers the chip, the chip seat, the signal pin and the grounding pin and exposes the upper end of the at least one conductive lug; and the shielding metal layer covers the upper part and the side wall of the insulating shell and the upper end of the at least one conductive bump so as to be electrically connected with the at least one conductive bump.

Another embodiment of the invention provides a method of forming an integrated circuit package, comprising: fixing the chip on the chip seat; connecting the chip with a signal pin positioned on the periphery of the chip base by a lead; forming at least one conductive bump electrically connected with the grounding pin above the grounding pin positioned at the periphery of the chip base; forming an insulating shell by injection molding, wherein the insulating shell covers the chip, the chip holder, the signal pin, the lead between the chip and the signal pin, the grounding pin and the at least one conductive bump; slotting from top to bottom in the insulating shell over the at least one conductive bump until the upper end of the at least one conductive bump is exposed; and covering a shielding metal layer above the insulating shell and on the side wall and the bottom of the groove so that the shielding metal layer is electrically connected with the at least one conductive bump.

According to the integrated circuit package and the method for forming the integrated circuit package, the conductive bump electrically connected with the grounding pin is formed above the grounding pin, and the metal shielding layer covers the upper end of the conductive bump to form electrical connection, so that the aim of shielding electromagnetic field interference is fulfilled. Thus, there is no need to use special dies to customize the leadframe for high and low pin configurations as in the prior art. Correspondingly, the invention has the advantages of simple manufacturing process and low manufacturing cost.

Drawings

Fig. 1 is a schematic longitudinal cross-sectional view of an integrated circuit package according to one embodiment of the invention.

Fig. 2 is a schematic lateral cross-sectional view of the integrated circuit package of fig. 1.

Fig. 3 is a schematic lateral cross-sectional view of an integrated circuit package according to another embodiment of the invention.

Fig. 4 is a flow diagram of a method of forming an integrated circuit package according to one embodiment of the invention.

Fig. 5A-5F are exemplary diagrams of a process of fabricating an integrated circuit package using the method of fig. 4.

Detailed Description

Fig. 1 is a schematic longitudinal cross-sectional view of an integrated circuit package 100 according to one embodiment of the invention. Fig. 2 is a schematic lateral cross-sectional view of the integrated circuit package 100 of fig. 1.

As shown in fig. 1 and 2, an integrated circuit package 100 according to an embodiment of the invention includes a chip 101, a die pad 102, a signal pin 207, a ground pin 103, an insulating housing 104, a shielding metal layer 105, and at least one conductive bump 108. The die pad 102 is configured to carry the die 101. The signal pins 207 are disposed on the periphery of the die pad 102 and configured to be electrically connected to the die 101. The ground pin 103 is disposed at the periphery of the die pad 102 and configured to be grounded. In the present embodiment, the signal pin 207 is not recessed with respect to the ground pin 103. The conductive bump 108 is disposed above the ground pin 103 to be electrically connected to the ground pin 103. The insulating housing 104 covers the chip 101, the die pad 102, the signal pins 207 and the ground pins 103, and exposes the upper ends of the conductive bumps 108. The shielding metal layer 105 covers the upper portion and the sidewall of the insulating housing 104 and the upper end of the conductive bump 108 to electrically connect with the conductive bump 108. Since the conductive bump 108 electrically connected to the ground pin 103 is formed above the ground pin 103 and the metal shielding layer 105 covers the upper end of the conductive bump 108 to form electrical connection, the purpose of shielding electromagnetic field interference can be achieved. Thus, there is no need to use special dies to customize the leadframe for high and low pin configurations as in the prior art. Correspondingly, the invention has the advantages of simple manufacturing process and low manufacturing cost.

As shown in fig. 1, in the present embodiment, the conductive bumps 108 may be solder balls or other kinds of metal balls.

In the present embodiment, the number of the ground pins 103 disposed on the periphery of the die pad 102 is related to the frequency of the die 101. The higher the frequency of the chip 101, the more ground pins 103 are needed. The ground pins 103 may include ground pins 103 located at the corners of the integrated circuit package 100. The ground pins 103 at the corners may be configured to be electrically connected to the die pad 102 through leads 107 or connections 109. The ground pins 103 may also include at least one ground pin 103 located between adjacent end corners of the integrated circuit package 100. As shown in fig. 2, the ground pin 103 between adjacent corners of the integrated circuit package 100 is configured to be electrically connected to the die pad 102 through a wire 107 or connected to the ground pin 103 at the corner through the wire 107. As shown in fig. 2, in the present embodiment, the ground pins 103 may be alternately arranged with the signal pins 207.

Fig. 3 is a schematic lateral cross-sectional view of an integrated circuit package according to another embodiment of the invention. In the embodiment shown in fig. 3, the structure of the integrated circuit package is the same as the embodiment shown in fig. 1 and 2, except that the signal pin 207 is recessed with respect to the ground pin 103. In the embodiment shown in FIG. 3, the signal pin 207 is recessed relative to the ground pin 103 by, for example, but not limited to, 50 μm, 100 μm, or 150 μm.

Fig. 4 is a flow chart of a method of forming the integrated circuit package 100 according to one embodiment of the invention, which may form the integrated circuit package 100 in the embodiment shown in fig. 1, 2. Fig. 5A-5F are exemplary diagrams of a process of fabricating the integrated circuit package 100 using the method of fig. 4.

According to the embodiment shown in fig. 4, in step S301, as shown in fig. 5A, a plurality of lead frame units arranged in an array are disposed on the lead frame strip to be packaged, wherein the ground pins 103 of the lead frame units are connected together. For each lead frame unit, the chip 101 is fixed to the chip holder 102. In step S302, the chip 101 and the signal pin 207 are connected with the wire 107. In step S303, as shown in fig. 5B, a conductive bump 108 electrically connected to the ground pin 103 is formed over the ground pin 103 located at the periphery of the die pad 102. Such as a wire bonder used to form solder balls or other types of metal balls for the conductive bumps 108. As shown in fig. 2, the signal pin 207 is recessed with respect to the ground pin 103. In step S304, as shown in fig. 5C, the insulating housing 104 is formed by injection molding, and the insulating housing 104 covers the chip 101, the chip holder 102, the signal pins 207, the leads 107 between the chip 101 and the signal pins 207, the ground pins 103, and the conductive bumps 108. In step S305, as shown in fig. 5D, a groove 410 is formed in the insulating housing 104 over the conductive bump 108 from top to bottom until the upper end of the conductive bump 108 is exposed. In step S306, as shown in fig. 5E, the shielding metal layer 105 is covered above the insulating case 101 and the sidewalls and the bottom of the opened groove 410, so that the shielding metal layer 105 is electrically connected to the conductive bump 108. The shield metal layer 105 is formed, for example, but not limited to, by sputtering. As shown in fig. 5F, the plurality of integrated circuit packages 100 connected together are divided to obtain a plurality of separated integrated circuit packages 100. Since the conductive bump 108 electrically connected to the ground pin 103 is formed above the ground pin 103 and the metal shielding layer 105 covers the upper end of the conductive bump 108 to form electrical connection, the purpose of shielding electromagnetic field interference can be achieved. Thus, there is no need to use special dies to customize the leadframe for high and low pin configurations as in the prior art. Correspondingly, the invention has the advantages of simple manufacturing process and low manufacturing cost.

While the foregoing has been with reference to the disclosure of the present invention, it will be appreciated by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined by the appended claims. Therefore, the protection scope of the present invention should not be limited to the disclosure of the embodiments, but should include various alternatives and modifications without departing from the invention, which are covered by the claims of the present patent application.