阅读说明：本技术 SerDes模块时钟网络架构 (SerDes module clock network architecture ) 是由 项圣文 刘应 于 2020-12-18 设计创作，主要内容包括：本发明提供了一种SerDes模块时钟网络架构,包括参考时钟输入端口,多个数据传输通道,若干用户逻辑接口,若干分频支路和锁相环；所述参考时钟输入端口接收输入时钟并输送到所述锁相环,所述锁相环接收所述输入时钟并输出PLL输出时钟信号,所述PLL输出时钟信号输送到多个数据传输通道,以及,所述PLL输出时钟信号输送到所述分频支路、经分频后输出用户接口时钟并输送到用户逻辑接口；所述分频支路与所述用户逻辑接口一一对应。本发明的SerDes模块时钟网络架构,SerDes内部的PLL输出时钟信号给内部专用通道(数据传输通道)时,同时也分出若干分频支路,经过分频之后,输出给用户逻辑接口提供给FPGA使用。(The invention provides a SerDes module clock network architecture, which comprises a reference clock input port, a plurality of data transmission channels, a plurality of user logic interfaces, a plurality of frequency division branches and a phase-locked loop, wherein the reference clock input port is connected with the data transmission channels; the reference clock input port receives an input clock and transmits the input clock to the phase-locked loop, the phase-locked loop receives the input clock and outputs a PLL output clock signal, the PLL output clock signal is transmitted to a plurality of data transmission channels, and the PLL output clock signal is transmitted to the frequency division branch, frequency-divided, and then outputs a user interface clock and transmits the user interface clock to a user logic interface; the frequency division branches correspond to the user logic interfaces one to one. According to the SerDes module clock network architecture, when a PLL (phase locked loop) in the SerDes outputs a clock signal to an internal special channel (data transmission channel), a plurality of frequency division branches are also divided, and the frequency division branches are output to a user logic interface and provided for an FPGA (field programmable gate array) to use.)

1. A SerDes module clock network architecture is characterized by comprising a reference clock input port, a plurality of data transmission channels, a plurality of user logic interfaces, a plurality of frequency division branches and a phase-locked loop;

the reference clock input port receives an input clock and feeds to the phase locked loop,

the phase locked loop receives the input clock and outputs a PLL output clock signal,

the PLL output clock signal is supplied to a plurality of data transmission channels, and,

the PLL output clock signal is transmitted to the frequency division branch circuit, and a user interface clock is output after frequency division and transmitted to a user logic interface;

the frequency division branches correspond to the user logic interfaces one to one.

2. The SerDes module clock network architecture of claim 1, wherein the frequency-dividing tributaries are 2 and the user logic interfaces are 2.

3. The SerDes module clock network architecture of claim 1, wherein the division factor of each of the dividing branches is independent.

4. The SerDes module clock network architecture of claim 3, wherein the division factor is fractional division or integer division.

5. The SerDes module clock network architecture of claim 3, wherein the division factor is parametrically configurable.

6. The SerDes module clock network architecture of claim 1, wherein the phase locked loops are separate structures from the plurality of data transmission lanes.

[ technical field ] A method for producing a semiconductor device

The invention relates to the technical field of integrated circuit chips, in particular to a SerDes module clock network architecture.

[ background of the invention ]

Currently, a Phase Locked Loop (PLL) inside a SerDes (serizer/Deserializer) is used as a dedicated clock for a SerDes internal channel, and cannot be provided to an FPGA (Field Programmable Gate Array) as an independent PLL output clock independent of the channel.

The prior art is not enough in that the current SerDes clock network architecture limits the function application of the PLL, and can only be bound with a SerDes internal channel, so that the use of a scenario that an FPGA needs a plurality of PLLs to generate a plurality of clocks is limited, and particularly when the SerDes function is not used, the PLL resource inside the SerDes is wasted.

[ summary of the invention ]

The invention aims to provide a SerDes module clock network architecture to fully utilize PLL clock resources in the SerDes.

In order to achieve the above object, the present invention provides a SerDes module clock network architecture, which includes a reference clock input port, a plurality of data transmission channels, a plurality of user logic interfaces, a plurality of frequency division branches and a phase-locked loop; the reference clock input port receives an input clock and transmits the input clock to the phase-locked loop, the phase-locked loop receives the input clock and outputs a PLL output clock signal, the PLL output clock signal is transmitted to a plurality of data transmission channels, and the PLL output clock signal is transmitted to the frequency division branch, frequency-divided, and then outputs a user interface clock and transmits the user interface clock to a user logic interface; the frequency division branches correspond to the user logic interfaces one to one.

Preferably, the number of the frequency dividing branches is 2, and the number of the user logic interfaces is 2.

Preferably, the frequency division coefficient of each frequency division branch is independent.

Preferably, the frequency division coefficient is fractional frequency division or integer frequency division.

Preferably, the frequency division coefficient can be configured parametrically.

Preferably, the phase-locked loop and the plurality of data transmission channels are of separate structures.

The invention has the beneficial effects that: a clock network architecture of a SerDes module is provided, when a PLL in the SerDes outputs a clock signal to an internal special channel (data transmission channel), a plurality of frequency division branches are also divided, and the frequency division branches are output to a user logic interface and provided for an FPGA (field programmable gate array) to use.

[ description of the drawings ]

Fig. 1 is a structural diagram of a SerDes module clock network architecture according to an embodiment of the present invention.

[ detailed description ] embodiments

In order to make the objects, technical solutions and advantages of the present disclosure more clear, the technical solutions of the present disclosure will be clearly and completely described below with reference to the specific embodiments of the present disclosure and the accompanying drawings. It is to be understood that the embodiments described are only a few embodiments of the present disclosure, and not all embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments in the present specification without any creative effort belong to the protection scope of the present specification. It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict.

The terms "first," "second," and "third," etc. in the description and claims of the present invention and the above-described drawings are used for distinguishing between different objects and not for describing a particular order. Furthermore, the terms "comprises" and any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, system, article, or apparatus that comprises a list of steps or elements is not limited to only those steps or elements listed, but may alternatively include other steps or elements not listed, or inherent to such process, method, article, or apparatus.

The embodiment of the invention provides a SerDes module clock network architecture, which comprises a reference clock input port, a plurality of data transmission channels, a plurality of user logic interfaces, a plurality of frequency division branches and a phase-locked loop.

The reference clock input port receives an input clock and transmits the input clock to the phase-locked loop, the phase-locked loop receives the input clock and outputs a PLL output clock signal, the PLL output clock signal is transmitted to a plurality of data transmission channels, and the PLL output clock signal is transmitted to the frequency division branch, frequency-divided, and then outputs a user interface clock and transmits the user interface clock to a user logic interface; the frequency division branches correspond to the user logic interfaces one to one.

According to the SerDes module clock network architecture, when a PLL (phase locked loop) in the SerDes outputs a clock signal to an internal special channel (data transmission channel), a plurality of frequency division branches are also divided, and the frequency division branches are output to a user logic interface to be provided for an FPGA (field programmable gate array) to use after frequency division.

In one embodiment, the division factor of each of the division branches is independent.

Preferably, the frequency division coefficient is fractional frequency division or integer frequency division.

Preferably, the frequency division coefficient can be configured parametrically.

In one embodiment, the phase-locked loop and the plurality of data transmission channels are separate structures. Because the phase-locked loop and the plurality of data transmission channels adopt a separation structure, the phase-locked loop can be independently called and is not limited by channel binding. Wherein the frequency dividing branch is integrated into the PLL as a part of the PLL to serve as a clock output branch of the PLL.

The SerDes module clock network architecture provided by the embodiment of the invention can more fully utilize PLL clock resources in the SerDes and is very useful for scenes with tense PLL resources.

As shown in fig. 1, another embodiment of the present invention provides a SerDes module clock network architecture, which includes a reference clock input port ref _ clk, a plurality of data transmission channels, a plurality of user logic interfaces use _ clk, a plurality of frequency dividing branches, which are frequency dividing branches div, and a phase locked loop PLL 0.

In this embodiment, the number of the user logic interfaces is 2, and the user logic interfaces are a user logic interface one use _ clk1 and a user logic interface two use _ clk 2; the number of the frequency dividing branches is 2, and the frequency dividing branches are a div1 and a div 2; the number of the data transmission channels is 4, and the data transmission channels are LANE0, LANE1, LANE2 and LANE 3.

The reference clock input port ref _ clk receives an input clock and feeds the input clock to the phase locked loop PLL0, the phase locked loop PLL0 receives the input clock and outputs a PLL output clock signal PLL _ clk which feeds a plurality of data transmission channels, and the PLL output clock signal PLL _ clk feeds a frequency dividing branch one div1 and a frequency dividing branch two div2, frequency divided output user interface clocks use _ clk0 and use _ clk1 to a user logic interface one use _ clk1 and a user logic interface two use _ clk2, respectively; the frequency division branches correspond to the user logic interfaces one to one.

According to the SerDes module clock network architecture, when a PLL (phase locked loop) in the SerDes outputs a clock signal to an internal special channel (data transmission channel), 2 frequency division branches are also divided, and the frequency division branches are output to a user logic interface to be provided for an FPGA (field programmable gate array) to use after frequency division.

Preferably, the frequency division coefficient is fractional frequency division or integer frequency division. The phase-locked loop PLL is used for outputting the clock of the frequency division branch, and the PLL is provided with an output multi-path clock and carries out fractional frequency division. That is, the PLL outputs fractional and integer divisions.

Preferably, the frequency division coefficient can be configured parametrically. Specifically, the parameters are configured through static register parameter setting values or through a register configuration interface.

In one embodiment, the phase-locked loop and the plurality of data transmission channels are separate structures. Because the phase-locked loop and the plurality of data transmission channels adopt a separation structure, the phase-locked loop can be independently called and is not limited by channel binding. Wherein the frequency dividing branch is integrated into the PLL as a part of the PLL to serve as a clock output branch of the PLL.

While the foregoing is directed to embodiments of the present invention, it will be understood by those skilled in the art that various changes may be made without departing from the spirit and scope of the invention.