阅读说明：本技术 半导体装置 (Semiconductor device with a plurality of semiconductor chips ) 是由 田中明广 于 2020-08-31 设计创作，主要内容包括：实施方式的半导体装置具备：半导体部,具有第1面、第2面、设置在上述第1面与上述第2面之间的第1区域、和设置在上述第1面与上述第2面之间的第2区域；共用电极,设置在上述第2面；第1电极,设置在上述第1区域的上述第1面上；第2电极,设置在上述第2区域的上述第1面上,与上述第1电极分离；第1控制电极,设置在上述第1区域中,控制上述第1区域中的沿将上述第1电极与上述共用电极连结的方向流动的电流；以及第2控制电极,设置在上述第2区域中,控制上述第2区域中的沿将上述第2电极与上述共用电极连结的方向流动的电流。在上述共用电极设置有第1槽。(The semiconductor device of the embodiment includes: a semiconductor section having a 1 st surface, a 2 nd surface, a 1 st region provided between the 1 st surface and the 2 nd surface, and a 2 nd region provided between the 1 st surface and the 2 nd surface; a common electrode provided on the 2 nd surface; a 1 st electrode provided on the 1 st surface of the 1 st region; a 2 nd electrode provided on the 1 st surface of the 2 nd region and separated from the 1 st electrode; a 1 st control electrode provided in the 1 st region, for controlling a current flowing in the 1 st region in a direction connecting the 1 st electrode and the common electrode; and a 2 nd control electrode provided in the 2 nd region, and controlling a current flowing in the 2 nd region in a direction connecting the 2 nd electrode and the common electrode. The common electrode is provided with a 1 st groove.)

1. A semiconductor device includes:

a semiconductor section having a 1 st surface, a 2 nd surface, a 1 st region provided between the 1 st surface and the 2 nd surface, and a 2 nd region provided between the 1 st surface and the 2 nd surface;

a common electrode provided on the 2 nd surface;

a 1 st electrode provided on the 1 st surface of the 1 st region;

a 2 nd electrode provided on the 1 st surface of the 2 nd region and separated from the 1 st electrode;

a 1 st control electrode provided in the 1 st region, for controlling a current flowing in the 1 st region in a direction connecting the 1 st electrode and the common electrode; and

a 2 nd control electrode provided in the 2 nd region, for controlling a current flowing in the 2 nd region in a direction connecting the 2 nd electrode and the common electrode;

the common electrode is provided with a 1 st groove.

2. The semiconductor device according to claim 1,

at least one of the 1 st electrode and the 2 nd electrode is provided with a 2 nd groove.

3. The semiconductor device according to claim 2,

the 1 st electrode has a 1 st metal portion in contact with the 1 st surface and a 2 nd metal portion provided on the 1 st metal portion;

the area of the 1 st metal part is larger than that of the 2 nd metal part;

the 2 nd groove is provided at least in the 1 st metal part.

4. The semiconductor device according to claim 3,

the 1 st metal part contains aluminum.

5. The semiconductor device according to claim 2,

the 2 nd electrode has a 3 rd metal part in contact with the 1 st surface and a 4 th metal part provided on the 3 rd metal part;

the area of the 3 rd metal part is larger than that of the 4 th metal part;

the 2 nd groove is provided at least in the 3 rd metal part.

6. The semiconductor device according to claim 5,

the 3 rd metal part contains aluminum.

7. The semiconductor device according to claim 1,

the density of the 1 st groove at the end portion of the semiconductor device is higher than the density of the 1 st groove at the central portion of the semiconductor device.

8. The semiconductor device according to claim 1,

the thickness of the common electrode is greater than the thickness of the 1 st electrode and the thickness of the 2 nd electrode.

9. The semiconductor device according to claim 1,

the 1 st control electrode extends in the thickness direction of the semiconductor portion in the 1 st region;

the 2 nd control electrode extends in the thickness direction of the semiconductor portion in the 2 nd region.

10. The semiconductor device according to claim 1,

the common electrode includes a silver film.

11. The semiconductor device according to claim 1,

the 1 st groove does not penetrate the common electrode.

12. A semiconductor device includes:

a semiconductor section having a 1 st surface, a 2 nd surface, a 1 st region provided between the 1 st surface and the 2 nd surface, and a 2 nd region provided between the 1 st surface and the 2 nd surface;

a common electrode provided on the 2 nd surface;

a 1 st electrode provided on the 1 st surface of the 1 st region;

a 2 nd electrode provided on the 1 st surface of the 2 nd region and separated from the 1 st electrode;

a 1 st control electrode provided in the 1 st region, for controlling a current flowing in the 1 st region in a direction connecting the 1 st electrode and the common electrode; and

a 2 nd control electrode provided in the 2 nd region and controlling a current flowing in the 2 nd region in a direction connecting the 2 nd electrode and the common electrode,

at least one of the 1 st electrode and the 2 nd electrode is provided with a groove.

13. The semiconductor device according to claim 12,

the 1 st electrode has a 1 st metal portion in contact with the 1 st surface and a 2 nd metal portion provided on the 1 st metal portion;

the area of the 1 st metal part is larger than that of the 2 nd metal part;

the groove is provided at least in the 1 st metal portion.

14. The semiconductor device according to claim 13,

the 1 st metal part contains aluminum.

15. The semiconductor device according to claim 12,

the 2 nd electrode has a 3 rd metal part in contact with the 1 st surface and a 4 th metal part provided on the 3 rd metal part;

the area of the 3 rd metal part is larger than that of the 4 th metal part;

the groove is provided at least in the 3 rd metal part.

16. The semiconductor device according to claim 15,

the 3 rd metal part contains aluminum.

17. The semiconductor device according to claim 12,

the thickness of the common electrode is greater than the thickness of the 1 st electrode and the thickness of the 2 nd electrode.

18. The semiconductor device according to claim 12,

the 1 st control electrode extends in the thickness direction of the semiconductor portion in the 1 st region;

the 2 nd control electrode extends in the thickness direction of the semiconductor portion in the 2 nd region.

19. The semiconductor device according to claim 12,

the common electrode includes a silver film.

Technical Field

The present invention relates to a semiconductor device.

Background

A semiconductor device is known in which two transistors having electrically independent source electrodes are formed on 1 common semiconductor substrate, and the drains of the two transistors are connected to each other by a common electrode (back electrode).

Disclosure of Invention

The invention provides a semiconductor device capable of suppressing warpage.

According to an aspect, a semiconductor device includes: a semiconductor section having a 1 st surface, a 2 nd surface, a 1 st region provided between the 1 st surface and the 2 nd surface, and a 2 nd region provided between the 1 st surface and the 2 nd surface; a common electrode provided on the 2 nd surface; a 1 st electrode provided on the 1 st surface of the 1 st region; a 2 nd electrode provided on the 1 st surface of the 2 nd region and separated from the 1 st electrode; a 1 st control electrode provided in the 1 st region, for controlling a current flowing in the 1 st region in a direction connecting the 1 st electrode and the common electrode; and a 2 nd control electrode provided in the 2 nd region, and controlling a current flowing in the 2 nd region in a direction connecting the 2 nd electrode and the common electrode. The common electrode is provided with a 1 st groove.

Drawings

Fig. 1 is a schematic plan view of a semiconductor device according to an embodiment.

Fig. 2 is a sectional view taken along line a-a' of fig. 1.

Fig. 3(a) and (b) are schematic cross-sectional views of a semiconductor device according to another embodiment.

Fig. 4 is a schematic oblique view of a semiconductor device according to another embodiment.

Fig. 5 is a schematic cross-sectional view of a semiconductor device of an embodiment mounted on a wiring board.

Detailed Description

Hereinafter, embodiments will be described with reference to the drawings. In the drawings, the same elements are denoted by the same reference numerals.

Fig. 1 is a schematic plan view of a semiconductor device 1 according to the embodiment.

Fig. 2 is a sectional view taken along line a-a' of fig. 1.

The semiconductor device 1 includes a semiconductor section 50, a common electrode 30, a 1 st electrode 10, a 2 nd electrode 20, a 1 st control electrode 71, and a 2 nd control electrode 72.

The semiconductor section 50 includes a semiconductor substrate 53, a 1 st semiconductor layer 54 provided on the semiconductor substrate 53, a 2 nd semiconductor layer 13 and a 3 rd semiconductor layer 14 provided in the 1 st semiconductor layer 54, a 4 th semiconductor layer 15 provided in the 2 nd semiconductor layer 13, and a 5 th semiconductor layer 16 provided in the 3 rd semiconductor layer 14.

The semiconductor substrate 53 is, for example, an n-type silicon substrate. The 1 st semiconductor layer 54 is, for example, an n-type silicon layer. The n-type impurity concentration of the 1 st semiconductor layer 54 is lower than the n-type impurity concentration of the semiconductor substrate 53. The 1 st semiconductor layer 54 is epitaxially grown on the semiconductor substrate 53, for example.

The 2 nd semiconductor layer 13 and the 3 rd semiconductor layer 14 are, for example, p-type silicon layers. The 1 st semiconductor layer 54 is in contact with the bottom surface and the side surface of the 2 nd semiconductor layer 13 and the bottom surface and the side surface of the 3 rd semiconductor layer 14.

The 4 th semiconductor layer 15 and the 5 th semiconductor layer 16 are, for example, n-type silicon layers. The n-type impurity concentration of the 4 th semiconductor layer 15 and the 5 th semiconductor layer 16 is higher than that of the 1 st semiconductor layer 54. The 2 nd semiconductor layer 13 is in contact with the bottom surface and the side surface of the 4 th semiconductor layer 15. The 3 rd semiconductor layer 14 is in contact with the bottom surface and the side surface of the 5 th semiconductor layer 16.

The surface of the 1 st semiconductor layer 54, the surface of the 2 nd semiconductor layer 13, the surface of the 3 rd semiconductor layer 14, the surface of the 4 th semiconductor layer 15, and the surface of the 5 th semiconductor layer 16 constitute the 1 st surface 51 of the semiconductor section 50. The back surface of the semiconductor substrate 53 constitutes the 2 nd surface 52 of the semiconductor section 50.

The semiconductor section 50 has a 1 st region 61 and a 2 nd region 62 between the 1 st surface 51 and the 2 nd surface 52. The 1 st region 61 and the 2 nd region 62 are adjacent to each other in the plane direction of the semiconductor section 50 (direction parallel to the 1 st surface 51 or the 2 nd surface 52).

The semiconductor substrate 53 and the 1 st semiconductor layer 54 are provided in the 1 st region 61 and the 2 nd region 62 in common. The 2 nd semiconductor layer 13 and the 4 th semiconductor layer 15 are provided in the 1 st region 61. The 3 rd semiconductor layer 14 and the 5 th semiconductor layer 16 are provided in the 2 nd region 62.

A plurality of 1 st control electrodes 71 are provided in the 1 st region 61. The 1 st control electrode 71 is, for example, a trench gate, and extends in the thickness direction of the semiconductor section 50 in the 1 st region 61. The upper surface, side surfaces, and bottom surface of the 1 st control electrode 71 are covered with an insulating film 73. The side surface of the 1 st control electrode 71 faces the 2 nd semiconductor layer 13 through the insulating film 73.

A plurality of 2 nd control electrodes 72 are provided in the 2 nd region 62. The 2 nd control electrode 72 is, for example, a trench gate, and extends in the thickness direction of the semiconductor section 50 in the 2 nd region 62. The upper surface, side surfaces, and bottom surface of the 2 nd control electrode 72 are covered with an insulating film 74. The side surface of the 2 nd control electrode 72 faces the 3 rd semiconductor layer 14 through the insulating film 74.

Here, two directions orthogonal to each other in a plane parallel to the 1 st surface 51 or the 2 nd surface 52 of the semiconductor section 50 are referred to as an X direction and a Y direction in fig. 1. The 1 st control electrode 71 and the 2 nd control electrode 72 shown in fig. 2 extend in the X direction.

The 1 st electrode 10 is provided on the 1 st surface 51 in the 1 st region 61 of the semiconductor section 50. The 1 st electrode 10 has a 1 st metal portion 11 in contact with the 4 th semiconductor layer 15 on the 1 st surface 51 of the semiconductor portion 50, and a 2 nd metal portion S1 provided on the 1 st metal portion 11.

The area of the 1 st metal part 11 is larger than the area of the 2 nd metal part S1. The area of the 1 st metal part 11 indicates an area where the 1 st metal part 11 is in contact with the 1 st surface 51 of the semiconductor part 50 or an area of a surface (upper surface in fig. 2) of the 1 st metal part 11. The area of the 2 nd metal part S1 represents the area of the surface (upper surface in fig. 2) of the 2 nd metal part S1. In other words, the area of at least a portion of metal part 1 in the X-Y plane is larger than the area of at least a portion of metal part 2S 1 in the X-Y plane.

The 1 st metal part 11 mainly contains aluminum, for example, and functions as a contact layer for reducing contact resistance with the semiconductor part 50. The outermost surface of the 2 nd metal portion S1 includes, for example, a gold film having good solder wettability. Between the gold film and the 1 st metal part 11, for example, a nickel film is formed to improve the adhesion between the two.

On the 1 st surface 51 in the 1 st region 61 of the semiconductor section 50, a 1 st wiring layer 77 is provided. The 1 st wiring layer 77 is electrically connected to the 1 st control electrode 71. Insulating films 75 are provided between the 1 st wiring layer 77 and the 1 st electrode 10 and between the 1 st wiring layer 77 and the semiconductor section 50.

The 2 nd electrode 20 is provided on the 1 st surface 51 in the 2 nd region 62 of the semiconductor section 50. The 2 nd electrode 20 has a 3 rd metal portion 21 in contact with the 5 th semiconductor layer 16 in the 1 st surface 51 of the semiconductor portion 50 and a 4 th metal portion S2 provided on the 3 rd metal portion 21.

The area of the 3 rd metal part 21 is larger than that of the 4 th metal part S2. The area of the 3 rd metal part 21 indicates an area where the 3 rd metal part 21 contacts the 1 st surface 51 of the semiconductor part 50 or an area of a surface (upper surface in fig. 2) of the 3 rd metal part 21. The area of the 4 th metal part S2 represents the area of the surface (upper surface in fig. 2) of the 4 th metal part S2. In other words, the area of at least a portion of the 3 rd metal part 21 in the X-Y plane is larger than the area of at least a portion of the 4 th metal part S2 in the X-Y plane.

The 3 rd metal part 21 mainly contains aluminum, for example, and functions as a contact layer for reducing contact resistance with the semiconductor part 50. The outermost surface of the 4 th metal portion S2 includes, for example, a gold film having good solder wettability. Between the gold film and the 3 rd metal part 21, for example, a nickel film is formed to improve the adhesion between the two.

On the 1 st surface 51 in the 2 nd region 62 of the semiconductor section 50, a 2 nd wiring layer 78 is provided. The 2 nd wiring layer 78 is electrically connected to the 2 nd control electrode 72. Insulating films 76 are provided between the 2 nd wiring layer 78 and the 2 nd electrode 20 and between the 2 nd wiring layer 78 and the semiconductor section 50.

An insulating film 80 is provided on the 1 st surface 51 of the semiconductor section 50. The insulating film 80 covers the 1 st metal part 11 of the 1 st electrode 10 and the 3 rd metal part 21 of the 2 nd electrode 20. The insulating film 80 covers the side surface of the 2 nd metal portion S1 of the 1 st electrode 10 and the side surface of the 4 th metal portion S2 of the 2 nd electrode 20. The surface of the 2 nd metal part S1 of the 1 st electrode 10 and the surface of the 4 th metal part S2 of the 2 nd electrode 20 are exposed from the insulating film 80.

The common electrode 30 is provided on the 2 nd surface 52 of the semiconductor section 50 (the back surface of the semiconductor substrate 53). The common electrode 30 is provided in common in the 1 st region 61 and the 2 nd region 62 of the semiconductor section 50.

The common electrode 30 contains a metal having a lower resistivity than the semiconductor substrate 53. The common electrode 30 includes, for example, a silver film. The common electrode 30 includes a titanium film provided between the silver film and the 2 nd surface 52 and in contact with the 2 nd surface 52. The titanium film functions as a contact layer for reducing contact resistance with the semiconductor section 50. Between the titanium film and the silver film, for example, a nickel film may be provided to improve the adhesion between the two films. The common electrode 30 also includes, for example, a nickel film covering the surface of the silver film. The nickel film covering the surface of the silver film prevents vulcanization caused by exposure of silver.

The thickness of the common electrode 30 is greater than the thickness of the 1 st electrode 10 and the thickness of the 2 nd electrode 20. For example, the thickness of the common electrode 30 is about 12 μm, the thickness of the 1 st electrode 10 is about 8 μm, and the thickness of the 2 nd electrode 20 is about 8 μm.

The semiconductor device 1 has the 1 st transistor Q1 and the 2 nd transistor Q2 sharing the common electrode 30 and the semiconductor substrate 53 with the structure described above. The 1 st transistor Q1 and the 2 nd transistor Q2 are adjacent in the Y direction. The 1 st Transistor Q1 and the 2 nd Transistor Q2 are, for example, MOSFETs (Metal-Oxide-Semiconductor Field Effect transistors).

The 1 st electrode 10 functions as a source electrode of the 1 st transistor Q1, and the 4 th semiconductor layer 15 functions as a source layer electrically connected to the 1 st electrode 10. When a predetermined voltage is applied to the 1 st control electrode 71, a channel is induced in a portion of the 2 nd semiconductor layer 13 facing the 1 st control electrode 71.

The 2 nd electrode 20 functions as a source electrode of the 2 nd transistor Q2, and the 5 th semiconductor layer 16 functions as a source layer electrically connected to the 2 nd electrode 20. When a predetermined voltage is applied to the 2 nd control electrode 72, a channel is induced in a portion of the 3 rd semiconductor layer 14 facing the 2 nd control electrode 72.

The 1 st electrode 10 and the 2 nd electrode 20 are disposed apart from each other and are insulated from each other. As indicated by the broken line in fig. 1, the 1 st metal part 11 of the 1 st electrode 10 extends over substantially the entire surface of the region where the 1 st transistor Q1 is formed, and the 1 st metal part 21 of the 2 nd electrode 20 extends over substantially the entire surface of the region where the 2 nd transistor Q2 is formed.

For example, two 2 nd metal portions S1 are provided on the 1 st metal portion 11 of the 1 st electrode 10. For example, two 4 th metal portions S2 are provided on the 3 rd metal portion 21 of the 2 nd electrode 20. The 2 nd metal part S1 of the 1 st electrode 10 and the 4 th metal part S2 of the 2 nd electrode 20 function as source pads responsible for electrical connection with an external circuit.

Further, on the 1 st surface 51 of the semiconductor section 50, a 1 st control pad G1 electrically connected to the 1 st control electrode 71 via a 1 st wiring layer 77 and a 2 nd control pad G2 electrically connected to the 2 nd control electrode 72 via a 2 nd wiring layer 78 are provided. The periphery of the 1 st control pad G1 and the periphery of the 2 nd control pad G2 are covered with the insulating film 80, and the surface of the 1 st control pad G1 and the surface of the 2 nd control pad G2 are exposed from the insulating film 80.

The semiconductor device 1 according to the embodiment is mounted on, for example, a charge/discharge circuit, and is used as a switch for controlling conduction of a current in both charge and discharge directions. The 1 st transistor Q1 and the 2 nd transistor Q2 share a drain portion (the semiconductor substrate 53 and the common electrode 30), and the 1 st electrode (source electrode) 10 of the 1 st transistor Q1 and the 2 nd electrode (source electrode) 20 of the 2 nd transistor Q2 are connected to electrically independent terminals (to which different potentials are applied). A current flows between the 1 st transistor Q1 and the 2 nd transistor Q2 via the common electrode 30. The current easily flows through a path having a lower impedance, and easily concentrates on the common electrode 30 and flows near the interface with the semiconductor section 50.

Fig. 5 is a schematic cross-sectional view of the semiconductor device 1 mounted on the wiring board 100.

The semiconductor device 1 is mounted on the wiring board 100 with the common electrode 30 facing upward. The 2 nd metal portion S1, the 4 th metal portion S2, the 1 st control pad G1, and the 2 nd control pad G2 of the semiconductor device 1 are bonded to the conductor portion 101 of the wiring substrate 100 via a bonding member (e.g., solder) 90.

The common electrode 30, the 1 st electrode 10, and the 2 nd electrode 20 are made of a metal having a higher linear expansion coefficient than the semiconductor section 50, and the metal is more likely to thermally expand than the semiconductor section 50. Due to thermal expansion of the metal, deformation or warpage may occur in the semiconductor device 1. The warpage in the wafer state makes singulation difficult, and the warpage in the singulated state causes mounting failure on the wiring board 100. While the thinning of the common electrode 30 is effective for suppressing warpage, the thinning of the common electrode 30 is limited because the common electrode 30 is required to be thick, thereby increasing the cross-sectional area of the current path between the two transistors Q1 and Q2 and reducing the on-resistance.

According to the present embodiment, as shown in fig. 2, a plurality of grooves 31 are formed in the common electrode 30. The groove 31 extends, for example, along the direction (X direction) in which the 1 st control electrode 71 and the 2 nd control electrode 72 extend. Alternatively, the groove 31 may extend in a direction (Y direction) intersecting the direction in which the 1 st control electrode 71 and the 2 nd control electrode 72 extend. The groove 31 is a bottomed groove having an opening on the surface of the common electrode 30 and not penetrating the common electrode 30. Thus, the conduction of the current between the two transistors Q1, Q2 is ensured via the common electrode 30.

By forming the groove 31 in the common electrode 30, a part of the volume of the common electrode 30 is reduced, and the unevenness is formed, whereby the warp due to the thermal expansion of the common electrode 30 can be locally alleviated. This can reduce the on-resistance due to the thickness of the common electrode 30 becoming thicker, and can suppress the warpage due to the thermal expansion of the common electrode 30.

Fig. 3(a) is a schematic cross-sectional view of a semiconductor device according to another embodiment.

By forming the grooves 12, 13, 22, and 23 in the 1 st electrode 10 and the 2 nd electrode 20, warping due to thermal expansion of the metal on the 1 st surface 51 side can be suppressed.

A through groove 12 is formed in the 1 st metal portion 11 of the 1 st electrode 10. The through grooves 12 penetrate the 1 st metal part 11 to divide the 1 st metal part 11 into a plurality of sections. A part of the 2 nd metal portion S1 is formed in the through groove 12. A bottomed groove 13 is formed in the surface of the 2 nd metal portion S1.

A through groove 22 is formed in the 3 rd metal portion 21 of the 2 nd electrode 20. The through groove 22 penetrates the 3 rd metal part 21 and divides the 3 rd metal part 21 into a plurality of parts. A part of the 4 th metal part S2 is formed in the through groove 22. A bottomed groove 23 is formed in the surface of the 4 th metal portion S2.

As described above with reference to fig. 1, in the X-Y plane, the area of 1 st metal part 11 is larger than the area of 2 nd metal part S1, and the area of 3 rd metal part 21 is larger than the area of 4 th metal part S2. Therefore, in the metals (the 1 st electrode 10 and the 2 nd electrode 20) on the 1 st surface 51 side, the expansion of the 1 st metal part 11 and the 3 rd metal part 21 has a larger influence on warpage than the expansion of the 2 nd metal part S1 and the 4 th metal part S2, and the separation of the 1 st metal part 11 and the 3 rd metal part 21 by the through grooves 12 and 22 is effective for suppressing warpage.

The joining member 90 shown in fig. 5 is provided on the surface of the 2 nd metal part S1 and the surface of the 4 th metal part S2. By forming grooves 13 and 23 on the surface of metal part 2S 1 and the surface of metal part 4S 2, the surface area to be joined to joining member 90 increases, and the joining strength with joining member 90 increases.

In fig. 3(a), the example in which the grooves 12, 13, 22, and 23 are formed in both the 1 st electrode 10 and the 2 nd electrode 20 is shown, but the grooves may be formed only in one of the 1 st electrode 10 and the 2 nd electrode 20.

In addition, instead of forming the groove 31 in the common electrode 30, grooves may be formed in the 1 st electrode 10 and the 2 nd electrode 20. However, as described above, in order to reduce the on-resistance, the common electrode 30 is preferably formed thicker than the 1 st electrode 10 and the 2 nd electrode 20, and the effect of suppressing warpage is higher when the grooves 31 are formed in the common electrode 30 thicker than the 1 st electrode 10 and the 2 nd electrode 20.

Fig. 3(b) is a schematic cross-sectional view of a semiconductor device according to another embodiment.

The density of the grooves 31 formed in the common electrode 30 at the end portions of the semiconductor device is higher than the density of the grooves 31 formed in the common electrode 30 at the central portion of the semiconductor device (the region including the center in the plane direction of the semiconductor device). Such a structure improves the effect of suppressing the warpage of the semiconductor device due to the expansion of the common electrode 30.

Fig. 4 is a schematic oblique view of a semiconductor device according to another embodiment.

In fig. 4, the X direction and the Y direction are opposite to the X direction and the Y direction in fig. 1. In addition, a direction perpendicular to the X direction and the Y direction and along the thickness direction of the semiconductor section 50 is defined as a Z direction.

The through-groove 32 is formed in the common electrode 30 provided on the 2 nd surface 52 of the semiconductor section 50. The through grooves 32 penetrate the common electrode 30 to divide the common electrode 30 into a plurality of portions. The through trench 32 extends along the Y direction where the 1 st transistor Q1 and the 2 nd transistor Q2 are adjacent. The common electrode 30 is divided in the X direction. Thus, conduction of a current between the 1 st transistor Q1 and the 2 nd transistor Q2 via the common electrode 30 is ensured.

The conductivity types of the semiconductor elements described above may be reversed between n-type and p-type. The material of the semiconductor section 50 may be silicon carbide or gallium nitride, in addition to silicon. The 1 st control electrode 71 and the 2 nd control electrode 72 are not limited to the trench gate structure, and may have a planar gate structure.

Several embodiments of the present invention have been described, but these embodiments are presented as examples and are not intended to limit the scope of the invention. These new embodiments may be implemented in other various forms, and various omissions, substitutions, and changes may be made without departing from the spirit of the invention. These embodiments and modifications thereof are included in the scope and gist of the invention, and are included in the invention described in the claims and the equivalent scope thereof.