Data interaction system and method based on ZYNQ platform

文档序号:1296029 发布日期:2020-08-07 浏览:18次 中文

阅读说明:本技术 一种基于zynq平台的数据交互系统及方法 (Data interaction system and method based on ZYNQ platform ) 是由 唐明 高原 张帆 于 2020-04-23 设计创作,主要内容包括:本发明公开了一种基于ZYNQ平台的数据交互系统及方法,其中,该数据交互系统包括PS处理系统和PL可编程逻辑模块;所述PS处理系统包括操作系统内存管理模块、DDR内存、HP0端口、HP3端口,所述操作系统内存管理模块与DDR内存连接,所述PS处理系统通过操作系统内存管理模块对DDR内存进行读写;所述HP0端口与DDR内存连接;所述PL可编程逻辑模块包括AXI4总线模块、参数配置寄存器逻辑模块;所述AXI4总线模块和参数配置寄存器逻辑模块分别对应连接有一个AXI4互联模块。应用本发明所述的基于ZYNQ平台的数据交互系统可以实现高效、简单、数据量大的数据传输。(The invention discloses a data interaction system and a data interaction method based on a ZYNQ platform, wherein the data interaction system comprises a PS processing system and a P L programmable logic module, the PS processing system comprises an operating system memory management module, a DDR memory, an HP0 port and an HP3 port, the operating system memory management module is connected with the DDR memory, the PS processing system reads and writes the DDR memory through the operating system memory management module, the HP0 port is connected with the DDR memory, the P L programmable logic module comprises an AXI4 bus module and a parameter configuration register logic module, the AXI4 bus module and the parameter configuration register logic module are respectively and correspondingly connected with an AXI4 interconnection module, and the data interaction system based on the ZYNQ platform can realize high-efficiency, simple and large-data-volume data transmission.)

1. A data interaction system based on a ZYNQ platform is characterized by comprising a PS processing system and a P L programmable logic module;

the PS processing system comprises an operating system memory management module, a DDR memory, an HP0 port and an HP3 port; the PS processing system reads and writes the DDR memory through the operating system memory management module; the HP0 port is connected with the DDR memory;

the P L programmable logic module comprises an AXI4 bus module and a parameter configuration register logic module, wherein the AXI4 bus module and the parameter configuration register logic module are respectively and correspondingly connected with an AXI4 interconnection module;

the AXI4 bus module includes a FIFO module and an AXI control logic module; the FIFO module is connected with the AXI control logic module, the FIFO module is used for receiving externally input data and performing synchronous processing, the AXI control logic module is used for reading the data processed by the FIFO module, and the AXI control logic module is connected with the HP0 port through the corresponding AXI interconnection module to write or read the data in or from the DDR memory;

the parameter configuration register logic module is connected with the AXI4 bus module and is connected with the HP3 port through the corresponding AXI interconnection module; the PS processing system reads or writes parameter configuration register logic modules through the HP3 port for setting data transmission parameters and monitoring the results of data transmission.

2. The data interaction system based on the ZYNQ platform is characterized in that the parameter configuration register logic module comprises a DataMove module, a PS2P L register and a P L2 PS register, the AXI4 interconnection module correspondingly connected with the parameter configuration register logic module is connected with the DataMove module, the DataMove module is used for reading a register value of the P L2 PS register and converting the register value into instruction data to be sent to the PS processing system through an HP3 port, meanwhile, the DataMove module receives an instruction sent by the PS processing system through an HP3 port and converting the instruction into a register value to be written into a PS2P L register, one end of the P L2 PS register is connected with the DataMove module, the other end of the P L PS register is connected with an AXI control logic module of the AXI bus module, the AXI control logic module converts the instruction into a register value to be written into the P L2 PS register, one end of the PS2P L register is connected with the DataMove module, the other end of the PS2 control logic module is connected with the AXI control logic module, and the PS control logic module reads the PS value to obtain the instruction sent by the PS L PS2P L processing system.

3. The data interaction system based on the ZYNQ platform as claimed in claim 1, wherein: the HP0 interface is an interface of the ZYNQ high performance/bandwidth AXI3.0 standard.

4. The data interaction system based on the ZYNQ platform as claimed in claim 1, wherein: the FIFO module is connected with an ADC acquisition module.

5. A data interaction method based on a ZYNQ platform is characterized in that: the ZYNQ platform-based data interaction system is used for data storage and transmission, and comprises the following steps:

(1) completing power-on reset of the data interaction system;

(2) the PS processing system sends a data request instruction to the parameter configuration register logic module through the HP3 port;

(3) the P L programmable logic module reads the parameter configuration register logic module, when detecting the data request command sent by the PS processing system, the FIFO module in the AXI4 bus starts to buffer the data with the specified data amount from the outside;

(4) when the FIFO module caches data reaching the specified data volume, the AXI control logic module reads the data of the FIFO module, and is connected with an HP0 port through a corresponding AXI interconnection module to transmit the data of the specified data volume to the DDR memory;

(5) when the transmitted data reaches the specified data volume, the P L programmable logic module sends a command for completing the data transmission to the parameter configuration register logic module;

(6) the PS processing system reads the parameter configuration register logic module, determines whether to stop data transmission after detecting an instruction of completing data transmission sent from the P L side, and then sends an instruction of stopping data transmission or an instruction of waiting for a next data transmission request.

Technical Field

The invention belongs to the technical field of high-speed data acquisition and storage, and particularly relates to a data interaction system and method based on a ZYNQ platform.

Background

The digital system has a series of advantages of high precision, good stability and the like compared with an analog system, but the digital system can only process discrete digital signals, most of various information in the outside world exists in the form of analog quantity such as voltage or current and the like after being converted by a sensor, so that the analog signals are often required to be converted into digital signals for convenient processing and storage.

Disclosure of Invention

Aiming at the problems in the existing ZYNQ platform-based internal data transmission method and aiming at realizing high-efficiency, simple and large-data-volume data transmission, the invention provides a ZYNQ platform-based data interaction system and a ZYNQ platform-based data interaction method.

The invention is realized by adopting the following technical scheme:

a data interaction system based on a ZYNQ platform comprises a PS processing system and a P L programmable logic module, wherein the PS processing system comprises an operating system memory management module, a DDR memory, an HP0 port and an HP3 port, the operating system memory management module is connected with the DDR memory, the PS processing system reads and writes the DDR memory through the operating system memory management module, the HP0 port is connected with the DDR memory, the P L programmable logic module comprises an AXI4 bus module and a parameter configuration register logic module, the AXI4 bus module and the parameter configuration register logic module are respectively and correspondingly connected with an AXI4 interconnection module, the AXI4 bus module comprises a FIFO module and an AXI control logic module, the FIFO module is connected with the AXI control logic module, the FIFO module is used for receiving externally input data and carrying out synchronous processing, the AXI control logic module is used for reading data processed by the FIFO module, the AXI control logic module is connected with the HP0 through a corresponding AXI interconnection module to carry out data writing or reading on the data processed by the FIFO module, the AXI control logic module is used for reading or reading data processed by the AXI control logic module, the AXI control logic module is used for reading or reading parameters, and is connected with the HP0 through a corresponding transmission module, the communication module, the parameter connection module, the parameter configuration module is used for the parameter.

The parameter configuration register logic module comprises a DataMove module, a PS2P L register and a P L2 PS register, wherein an AXI4 interconnection module correspondingly connected with the parameter configuration register logic module is connected with the DataMove module, the DataMove module is used for reading a register value of the P L2 PS register and converting the register value into instruction data to be sent to the PS processing system through an HP3 port, meanwhile, the DataMove module receives an instruction sent by the PS processing system through an HP3 port and converts the instruction into a register value to be written into the PS2P L register, one end of the P L2 PS register is connected with the DataMove module, the other end of the P L PS register is connected with an AXI control logic module of the AXI bus module, the AXI control logic module converts the instruction into the register value to be written into the P L2 PS register, one end of the PS2P L register is connected with the DataMove module, and the AXI control logic module obtains the PS value of the PS processing system sending instruction of the AXI control logic module through reading the PS value of the PS2P L.

The P L2 PS register is mainly a function or information feedback register of the PS port to the P L port, the PS port can analyze an instruction provided by the P L0 port through a value of a relevant register of the module, such as an instruction for completing data transfer, an initial address instruction for transferring data to a memory, and the like, the PS2P L register is mainly a register set for the function of the P L port by the PS port, the P L port can analyze an instruction provided by the PS port through a value of a relevant register of the module, such as a bus burst length, a data transfer length and the like of a bus transfer module of the P L port set by a PS processing system, the AXI bus module obtains relevant configuration of the bus burst length, data transfer length and the like through the PS2P L register to start transferring data to a DDR, then the module simultaneously writes a relevant register value into the P L2 PS register, and the PS port obtains data from a memory through obtaining a relevant register value of the P L2 PS register, and finishes interaction of P L and PS data in a ZYNQ-based platform.

Further, the HP0 interface is an interface of the ZYNQ high performance/bandwidth AXI3.0 standard.

Furthermore, the FIFO module is connected with an ADC acquisition module.

A data interaction method based on a ZYNQ platform adopts the data interaction system based on the ZYNQ platform to store and transmit data, and specifically comprises the following steps:

(1) completing power-on reset of the data interaction system;

(2) the PS processing system sends a data request instruction to the parameter configuration register logic module through the HP3 port;

(3) the P L programmable logic module reads the parameter configuration register logic module, when detecting the data request command sent by the PS processing system, the FIFO module in the AXI4 bus starts to buffer the data with the specified data amount from the outside;

(4) when the FIFO module caches data reaching the specified data volume, the AXI control logic module reads the data of the FIFO module, and is connected with an HP0 port through a corresponding AXI interconnection module to transmit the data of the specified data volume to the DDR memory;

(5) when the transmitted data reaches the specified data volume, the P L programmable logic module sends a command for completing the data transmission to the parameter configuration register logic module;

(6) the PS processing system reads the parameter configuration register logic module, determines whether to stop data transmission after detecting an instruction of completing data transmission sent from the P L side, and then sends an instruction of stopping data transmission or an instruction of waiting for a next data transmission request.

Compared with the prior art, the technical scheme has the following beneficial effects:

1. the method comprises the steps that a PS processing system sends a data request instruction, a P L programmable logic module detects the data request instruction and then directly reads and writes DRR of a PS end through controlling an HP0 interface of the PS end, the data is transmitted without using a DMA core, the PS end directly reads and writes a DDR memory through an operating system, and finally the data transmission efficiency is effectively improved through a DDR memory mode based on the PS end and a P L end of a ZYNQ platform.

2. The invention mainly bases on AXI4 bus module, which inputs large block data from outside into FIFO module of AXI4 bus module for synchronous processing, then AXI4 control logic module reads out data and sends out data according to AXI4 bus protocol, and controls HP0 interface of PS end to write into DDR memory of PS end directly, to complete transmission and storage of large block data, and AXI4 control logic module can read DDR memory space of PS end directly through HP0 interface of PS end, PS end can read and write data to DDR of PS end through operation system memory management module, thereby completing transmission and interaction of large block data inside PS and P L.

3. The invention transmits the burst length, the read or write DDR, the data volume, the flag signal of whether the data transmission is finished and the like of the AXI4 bus module in the system in a parameter form through the PS2P L register and the P L2 PS register, so that the whole system can be flexibly configured and has strong practicability, meanwhile, the invention adopts the AXI4 protocol to directly transmit data through the HP0 interface of ZYNQ, the data transmission length is not limited, so that the whole system can transmit and store massive data, and the data transmission efficiency is improved.

Drawings

FIG. 1 is a schematic connection diagram of a data interaction system based on the ZYNQ platform according to embodiment 1.

Fig. 2 is a schematic diagram of the internal structure of the P L programmable logic module in embodiment 1.

Fig. 3 is a schematic view of the internal structure of the PS processing system described in embodiment 1.

FIG. 4 is a flowchart of a data interaction method based on the ZYNQ platform described in embodiment 1.

Detailed Description

The invention is further illustrated by the following examples, which are not to be construed as limiting the invention thereto. The specific experimental conditions and methods not indicated in the following examples are generally conventional means well known to those skilled in the art.

9页详细技术资料下载
上一篇:一种医用注射器针头装配设备
下一篇:一种数据删除方法、装置、电子设备及存储介质

网友询问留言

已有0条留言

还没有人留言评论。精彩留言会获得点赞!

精彩留言,会给你点赞!

技术分类