阅读说明：本技术 半导体装置以及半导体装置的制造方法 (Semiconductor device and method for manufacturing semiconductor device ) 是由 清水康贵 宫崎裕二 冈田一也 于 2019-09-06 设计创作，主要内容包括：本发明涉及半导体装置以及半导体装置的制造方法。目的在于提供能够检测组装后的缓冲用基板的耐压性的技术。半导体装置具备：缓冲用基板(6),其以与P电极(2)以及N电极(3)分离的状态固定于基座(1)之上；缓冲电路(5),其配置于缓冲用基板(6)之上,与P电极(2)以及N电极(3)电连接；以及半导体元件(8),其与缓冲电路(5)电连接。基座(1)包含使P电极(2)、N电极(3)以及缓冲用基板(6)彼此绝缘的绝缘部件。(The present invention relates to a semiconductor device and a method for manufacturing the semiconductor device. Provided is a technique capable of detecting the pressure resistance of an assembled cushion substrate. The semiconductor device includes: a buffer substrate (6) fixed on the base (1) in a state of being separated from the P electrode (2) and the N electrode (3); a buffer circuit (5) disposed on the buffer substrate (6) and electrically connected to the P electrode (2) and the N electrode (3); and a semiconductor element (8) electrically connected to the buffer circuit (5). The base (1) includes an insulating member for insulating the P electrode (2), the N electrode (3), and the buffer substrate (6) from each other.)

1. A semiconductor device includes:

a base;

a positive electrode conductor pattern, i.e., a P electrode, and a negative electrode conductor pattern, i.e., an N electrode, which are disposed on the base and separated from each other;

a buffer substrate fixed to the base in a state of being separated from the P electrode and the N electrode;

a buffer circuit disposed on the buffer substrate and electrically connected to the P-electrode and the N-electrode; and

a semiconductor element electrically connected to the buffer circuit,

the base includes an insulating member that insulates the P electrode, the N electrode, and the buffer substrate from each other.

2. The semiconductor device according to claim 1,

the insulating member includes an insulating ceramic substrate,

the P electrode, the N electrode, and the buffer substrate are fixed on the ceramic substrate.

3. The semiconductor device according to claim 1,

the base further comprises a base plate which is provided with a plurality of holes,

the substrate for buffering is fixed on the base plate,

the insulating member includes:

an insulating 1 st ceramic substrate disposed between the base plate and the P electrode; and

and an insulating 2 nd ceramic substrate disposed between the base plate and the N electrode.

4. The semiconductor device according to claim 1,

the base further includes a metal pattern insulated from the P electrode and the N electrode by the insulating member,

the buffer substrate is fixed on the metal pattern.

5. The semiconductor device according to claim 4,

the base further includes a base plate electrically connected to the metal pattern,

the metal pattern is fixed above the base plate.

6. The semiconductor device according to claim 5,

the insulating member includes an insulating ceramic substrate disposed between the metal pattern and the base plate,

the metal pattern is electrically connected to the base plate through a through hole provided in the ceramic substrate.

7. The semiconductor device according to any one of claims 1 to 6, further comprising a bonding member containing silicone for fixing the buffer substrate to the base.

8. The semiconductor device according to any one of claims 1 to 7,

the semiconductor element comprises silicon or a wide bandgap semiconductor.

9. A method for manufacturing a semiconductor device according to any one of claims 1 to 8, wherein,

the buffer substrate is an insulating ceramic substrate,

the buffer circuit is formed by printing a paste and a conductor on a buffer substrate, and firing the paste to form a resistor.

10. A method for manufacturing a semiconductor device according to any one of claims 1 to 8, wherein,

after the semiconductor element is fixed to the base, the buffer substrate is fixed to the base.

Technical Field

The present invention relates to a semiconductor device and a method for manufacturing the semiconductor device.

Background

Semiconductor devices are used in various applications such as efficient energy utilization and regeneration for power generation and power supply. In such a semiconductor device, for example, as shown in patent document 1, a buffer circuit is used to remove noise during on/off.

Patent document 1: japanese patent laid-open publication No. 2017-208987

However, in the conventional semiconductor device, since the buffer substrate is disposed on one of the N electrode and the P electrode, the pressure resistance of the buffer substrate itself after the semiconductor device is assembled cannot be detected.

Disclosure of Invention

The present invention has been made in view of the above problems, and an object thereof is to provide a technique capable of detecting the pressure resistance of an assembled cushion substrate.

The semiconductor device according to the present invention includes: a base; a positive electrode conductor pattern, i.e., a P electrode, and a negative electrode conductor pattern, i.e., an N electrode, which are disposed on the base and separated from each other; a buffer substrate fixed to the base in a state of being separated from the P electrode and the N electrode; a buffer circuit disposed on the buffer substrate and electrically connected to the P-electrode and the N-electrode; and a semiconductor element electrically connected to the buffer circuit, wherein the base includes an insulating member for insulating the P electrode, the N electrode, and the buffer substrate from each other.

ADVANTAGEOUS EFFECTS OF INVENTION

According to the present invention, the P-electrode, the N-electrode, and the buffer substrate are separated from each other on the base, and the insulating member of the base insulates the P-electrode, the N-electrode, and the buffer substrate from each other.

With this configuration, the pressure resistance of the assembled cushion substrate can be detected.

Drawings

Fig. 1 is a sectional view showing a structure of a semiconductor device according to embodiment 1.

Fig. 2 is a circuit diagram showing an example of a circuit for performing an insulation breakdown voltage test on the semiconductor device according to embodiment 1.

Fig. 3 is a cross-sectional view showing the structure of the semiconductor device.

Fig. 4 is a sectional view showing a structure of a semiconductor device according to embodiment 2.

Fig. 5 is a sectional view showing a structure of a semiconductor device according to embodiment 3.

Fig. 6 is a plan view showing a part of the structure of the semiconductor device according to embodiment 3.

Fig. 7 is a sectional view showing a structure of a semiconductor device according to embodiment 4.

Fig. 8 is a sectional view showing a structure of a semiconductor device according to embodiment 5.

Description of the reference numerals

1 base, 1a base plate, 1d ceramic substrate, 1d 11 st ceramic substrate, 1d2 nd 2 nd ceramic substrate, 1d3 rd 3 rd ceramic substrate, 1e metal pattern, 1f through hole, 2P electrode, 3N electrode, 4 bonding member, 5 buffer circuit, 5a conductor, 5b resistor, 6 buffer substrate, 8 semiconductor element.

Detailed Description

< embodiment 1 >

Fig. 1 is a sectional view showing a structure of a semiconductor device according to embodiment 1 of the present invention. The semiconductor device of fig. 1 includes a base 1, a P electrode 2 as a positive electrode conductor pattern, an N electrode 3 as a negative electrode conductor pattern, a bonding member 4, a buffer circuit 5, a buffer substrate 6, leads 7a and 7b, and a semiconductor element 8. The semiconductor device according to embodiment 1 may further include a case surrounding the semiconductor device and a resin filling the case.

The base 1 includes an insulating member. In embodiment 1, the insulating member includes an insulating ceramic substrate 1d, and the base 1 further includes a base plate 1a, a bonding member 1b, and a metal pattern 1 c. The base plate 1a is made of copper, for example. A metal pattern 1c is disposed on the lower surface of the ceramic substrate 1 d. The bonding member 1b is made of, for example, solder or the like, and bonds the metal pattern 1c to the base plate 1 a. Thus, the ceramic substrate 1d, which is difficult to be fixed by the bonding member 1b such as solder, is fixed to the base plate 1a via the metal pattern 1c, which is easy to be fixed by the bonding member 1b such as solder.

The P-electrode 2 and the N-electrode 3 are disposed on the ceramic substrate 1d of the susceptor 1 and separated from each other.

The bonding member 4 fixes the buffer substrate 6 to the ceramic substrate 1d of the base 1. In embodiment 1, the bonding member 4 is made of a silicone-based material and contains silicone.

The buffer substrate 6 is fixed on the ceramic substrate 1d of the susceptor 1 in a state of being separated from the P-electrode 2 and the N-electrode 3. In embodiment 1, the buffer substrate 6 is provided between the P electrode 2 and the N electrode 3, but the present invention is not limited thereto, and may not be provided between the P electrode 2 and the N electrode 3. The buffer substrate 6 may be an insulating substrate other than an insulating ceramic substrate.

The buffer circuit 5 is disposed on the buffer substrate 6 and electrically connected to the P-electrode 2 and the N-electrode 3. In embodiment 1, the buffer circuit 5 includes a resistor 5b, a bonding material 5c, a capacitor 5d, and a plurality of conductors 5a (conductors 5a on the right, left, and left ends).

The plurality of conductors 5a are arranged on the buffer substrate 6 so as to be separated from each other. The right conductor 5a is electrically connected to the P electrode 2 via a lead wire 7 b. The right conductor 5a is electrically connected to the right conductor 5a via the resistor 5b, and is electrically connected to the capacitor 5d via the bonding material 5 c. The conductor 5a at the left end is electrically connected to the N electrode 3 via a lead wire 7 a. The left conductor 5a is electrically connected to the left end conductor 5a via the resistor 5b, and is electrically connected to the capacitor 5d via the bonding material 5 c. The buffer circuit 5 is not limited to the above configuration as long as it substantially includes a resistor and a capacitor.

The semiconductor element 8 is electrically connected to the buffer circuit 5. Therefore, noise generated when the semiconductor element 8 is turned on and off can be removed by the buffer circuit 5. The Semiconductor element 8 is at least one of a mosfet (metal Oxide Semiconductor Field effect transistor), an igbt (insulated Gate Bipolar transistor), an sbd (schottky barrier diode), and a PN diode, for example. The semiconductor element 8 may be any of the above elements, or may be a circuit in which the above elements are combined. Hereinafter, as an example, the semiconductor element 8 will be described as an inverter having an upper arm and a lower arm.

The semiconductor element 8 in fig. 1 is disposed on the P electrode 2, but is not limited thereto, and may be disposed on the N electrode 3, for example. The semiconductor element 8 in fig. 1 is electrically connected to the buffer circuit 5 through the lead 7b and the P-electrode 2, but may be electrically connected to the buffer circuit 5 through a component other than the lead 7b and the P-electrode 2.

In the above configuration, the ceramic substrate 1d of the base 1 insulates the P electrode 2, the N electrode 3, and the buffer substrate 6 from each other.

Fig. 2 is a circuit diagram showing an example of a circuit for performing an insulation breakdown voltage test on the semiconductor device according to embodiment 1. Specifically, the dielectric breakdown voltage test is a dielectric breakdown voltage test between the ground of the semiconductor module including the semiconductor device according to embodiment 1, and more specifically, a test for checking the soundness (voltage resistance) of the buffer circuit 5. In this test, the P-electrode and the N-electrode are at the same potential, and the P-electrode 2 and the N-electrode 3 are also at the same potential.

Here, a semiconductor device related to the semiconductor device according to embodiment 1 (hereinafter referred to as a "related semiconductor device") will be described. Fig. 3 is a cross-sectional view showing the structure of the semiconductor device. Hereinafter, the same or similar components as those of the semiconductor device according to embodiment 1 among the components of the related semiconductor device will be denoted by the same reference numerals, and different components will be mainly described.

As shown in fig. 3, in the semiconductor device, the N-electrode 3 extends in a planar direction, and the buffer circuit 5 and the buffer substrate 6 are bonded to the extended portion by a bonding member 9 such as solder. As shown in fig. 3, it is assumed that the P electrode 2 and the N electrode 3 of the semiconductor device are connected to one end of an ac power supply 11, and the base plate 1a is connected to the other end of the ac power supply 11, and the test of fig. 2 is performed.

In this state, if the crack 10 does not occur in the buffer substrate 6 as shown in fig. 3, the electrical characteristics between the P-electrode 2 and the N-electrode 3 and the base plate 1a are detected in the above test. On the other hand, even when the buffer substrate 6 has a crack 10 as shown in fig. 3 and the buffer circuit 5 and the N-electrode 3 are short-circuited, the buffer substrate 6 is positioned on the opposite side of the base plate 1a from the N-electrode 3, and therefore, in the above test, the electrical characteristics between the P-electrode 2 and the N-electrode 3 and the base plate 1a are detected. As described above, in the structure of fig. 3, the detected electrical characteristics do not change in response to the occurrence of the crack 10 in the buffer substrate 6. Therefore, the occurrence of the crack 10 in the assembled cushion substrate 6 cannot be detected, and the pressure resistance of the assembled cushion substrate 6 itself cannot be detected.

In contrast, in the semiconductor device according to embodiment 1 (fig. 1), the P electrode 2, the N electrode 3, and the buffer substrate 6 are separated from each other on the base 1, and the P electrode 2, the N electrode 3, and the buffer substrate 6 are insulated from each other by the ceramic substrate 1d of the base 1. In the above test with such a configuration, the electrical characteristics between the P electrode 2, the N electrode 3, and the buffer circuit 5 and the base plate 1a were detected. The detected electrical characteristics change in accordance with the occurrence of the crack 10 in the buffer substrate 6. Therefore, according to the semiconductor device according to embodiment 1, it is possible to detect the occurrence of the crack 10 in the assembled buffer substrate 6, and further, to detect the pressure resistance of the assembled buffer substrate 6 itself.

In embodiment 1, the ceramic substrate 1d is disposed in the stacking direction with respect to the P-electrode 2, the N-electrode 3, and the buffer substrate 6, and therefore the semiconductor device can be downsized.

In embodiment 1, the bonding member 4 that fixes the cushion substrate 6 to the base 1 contains silicone. The bonding member 4 relaxes bending stress on the buffer substrate 6 caused by temperature cycles during and after assembly of the semiconductor device. Therefore, it is possible to suppress the occurrence of defects such as cracks in the buffer substrate 6 due to bending stress. The joining member 4 is not limited to a member containing silicone, and may be made of, for example, an insulating elastic material.

In addition, the semiconductor element 8 preferably includes silicon (Si) or a wide band gap semiconductor. The wide band gap semiconductor here includes, for example, silicon carbide (SiC), gallium nitride (GaN), and diamond. A semiconductor device in which the semiconductor element 8 includes SiC, or a power semiconductor module including the semiconductor device, can be increased in on-off speed as compared with Si, but has a problem in that the influence of noise increases along with this. In contrast, in embodiment 1, since the buffer circuit 5 is used, noise can be reduced.

Alternatively, the buffer circuit 5 may be formed by printing a paste and the conductor 5a on the buffer substrate 6 which is an insulating ceramic substrate, and firing the paste to form the resistor 5 b. According to such a manufacturing method, heat generated by the resistor 5b during on/off can be dissipated through the buffer substrate 6, which is a ceramic substrate, and thus the life of the semiconductor device can be increased.

Alternatively, the semiconductor device may be formed by fixing the semiconductor element 8 to the base 1 and then fixing the buffer substrate 6 to the base 1. According to such a manufacturing method, it is possible to suppress the influence of the bending stress generated by the temperature at the time of mounting the semiconductor element 8 on the base 1 on the buffer substrate 6. Therefore, the occurrence of cracks in the buffer substrate 6 can be suppressed.

< embodiment 2 >

Fig. 4 is a sectional view showing the structure of a semiconductor device according to embodiment 2 of the present invention. Hereinafter, the same or similar components as those described above are denoted by the same reference numerals among the components according to embodiment 2, and different components will be mainly described.

The insulating member of the susceptor 1 according to embodiment 2 includes the 1 st and 2 nd ceramic substrates 1d1 and 1d2 made of the same material as the ceramic substrate 1d, instead of the ceramic substrate 1 d. The base 1 according to embodiment 2 includes the 1 st and 2 nd bonding members 1b1 and 1b2 made of the same material as the bonding member 1b and the 1 st and 2 nd metal patterns 1c1 and 1c2 made of the same material as the metal pattern 1c, instead of the bonding member 1b and the metal pattern 1 c.

The cushion substrate 6 is fixed on the base plate 1 a. A metal pattern 6a is disposed on the lower surface of the cushion substrate 6 according to embodiment 2, and the bonding member 4 bonds the metal pattern 6a to the base plate 1 a. The joining member 4 may be made of a silicone material, may be made of solder, or may be made of a combination of a silicone material and solder, as in embodiment 1.

The 1 st ceramic substrate 1d1 and the 1 st metal pattern 1c1 are disposed between the base plate 1a and the P-electrode 2, and the 1 st bonding member 1b1 bonds the 1 st metal pattern 1c1 provided on the lower surface of the 1 st ceramic substrate 1d1 to the base plate 1 a.

The 2 nd ceramic substrate 1d2 and the 2 nd metal pattern 1c2 are disposed between the base plate 1a and the N electrode 3, and the 2 nd bonding member 1b2 bonds the 2 nd metal pattern 1c2 provided on the lower surface of the 2 nd ceramic substrate 1d2 to the base plate 1 a.

According to the semiconductor device according to embodiment 2 configured as described above, the 1 st and 2 nd ceramic substrates 1d1 and 1d2 of the submount 1 insulate the P electrode 2, the N electrode 3, and the buffer substrate 6 from each other. Therefore, as in embodiment 1, the pressure resistance of the assembled cushion substrate 6 itself can be detected. In addition, when embodiment 2 is applied to a structure in which cooling fins are provided on the lower side of the base plate 1a, the buffer substrate 6 can be brought closer to the cooling fins than in embodiment 1, and therefore the heat dissipation performance of the heat generated by the buffer circuit 5 can be improved.

< embodiment 3 >

Fig. 5 is a sectional view showing a structure of a semiconductor device according to embodiment 3 of the present invention, and fig. 6 is a plan view showing a part of the structure. Hereinafter, the same or similar components as those described above are denoted by the same reference numerals among the components according to embodiment 3, and different components will be mainly described.

The insulating member of the susceptor 1 according to embodiment 3 includes the 1 st and 3 rd ceramic substrates 1d1 and 1d3 made of the same material as the ceramic substrate 1d, instead of the ceramic substrate 1 d. The base 1 according to embodiment 3 includes the 1 st and 3 rd bonding members 1b1 and 1b3 made of the same material as the bonding member 1b and the 1 st and 3 rd metal patterns 1c1 and 1c3 made of the same material as the metal pattern 1c, instead of the bonding member 1b and the metal pattern 1 c. The base 1 according to embodiment 3 further includes a metal pattern 1 e.

The 3 rd metal pattern 1c3 is disposed on the lower surface of the 3 rd ceramic substrate 1d 3. The 3 rd engaging member 1b3 engages the 3 rd metal pattern 1c3 with the base plate 1 a. On the 3 rd ceramic substrate 1d3, the N electrode 3 and the metal pattern 1e are arranged apart from each other. The metal pattern 1e is insulated from the P-electrode 2 and the N-electrode 3 by the 1 st and 3 rd ceramic substrates 1d1 and 1d3, and the metal pattern 1e is fixed above the base plate 1 a. The buffer substrate 6 is fixed on the metal pattern 1e by the bonding member 4.

According to the semiconductor device according to embodiment 3 configured as described above, the 1 st and 3 rd ceramic substrates 1d1 and 1d3 of the submount 1 insulate the P electrode 2, the N electrode 3, and the buffer substrate 6 from each other. Therefore, as in embodiment 1, the pressure resistance of the assembled cushion substrate 6 itself can be detected. Further, according to embodiment 3, since solder or the like can be used as the bonding member 4, for example, heat dissipation of heat generated by the buffer circuit 5 can be improved.

In addition, when the potential of the metal pattern 1e is a floating potential, the potential of the metal pattern 1e cannot be managed. Therefore, it is preferable to take a measure against the charging of the metal pattern 1e in advance.

< embodiment 4 >

Fig. 7 is a sectional view showing the structure of a semiconductor device according to embodiment 4 of the present invention. Hereinafter, the same or similar components as those described above are denoted by the same reference numerals among the components according to embodiment 4, and different components will be mainly described.

The semiconductor device according to embodiment 4 has a structure in which a conductive member such as a lead 7c for electrically connecting the metal pattern 1e and the base plate 1a is added to the structure of the semiconductor device according to embodiment 3 (fig. 5). Thereby, the potential of the metal pattern 1e becomes the same as that of the base plate 1 a.

With this configuration, the same effects as those of embodiment 3 can be obtained. In addition, a countermeasure against the charging of the metal pattern 1e can be taken.

< embodiment 5 >

Fig. 8 is a sectional view showing the structure of a semiconductor device according to embodiment 5 of the present invention. Hereinafter, the same or similar components as those described above are denoted by the same reference numerals among the components according to embodiment 5, and different components will be mainly described.

The susceptor 1 according to embodiment 5 has a structure in which the metal pattern 1e according to embodiment 3 is added to the ceramic substrate 1d of the susceptor 1 (fig. 1) according to embodiment 1. The insulating member of the base 1 according to embodiment 5 includes a ceramic substrate 1d, and the ceramic substrate 1d is disposed between the metal pattern 1e and the base plate 1 a. The metal pattern 1e is electrically connected to the base plate 1a through hole 1f provided in the ceramic substrate 1 d. The through-hole 1f includes a through-hole provided in the ceramic substrate 1d and a metal film provided on a wall surface surrounding the through-hole. Through the through hole 1f, the potential of the metal pattern 1e and the potential of the base plate 1a become the same.

With this configuration, the same effects as those of embodiment 3 can be obtained. Further, even if the lead wire 7c as in embodiment 4 is not provided, a countermeasure against charging of the metal pattern 1e can be taken, so that the size of the semiconductor device can be reduced, and further, the size of the power semiconductor module including the semiconductor device can be reduced.

In addition, the present invention can freely combine the respective embodiments within the scope of the invention, or can appropriately modify or omit the respective embodiments.