阅读说明：本技术 一种适用于处理芯片的通信协议选择方法及装置 (Communication protocol selection method and device suitable for processing chip ) 是由 吴建元 王磊 陈锋 韩文报 于 2019-10-29 设计创作，主要内容包括：本发明涉及信息处理技术,具体涉及一种适用于处理芯片的通信协议选择方法及装置,该芯片包括：至少两个物理层芯片接口模块,用于连接不同类型的物理层芯片；至少两个协议处理模块,分别与对应的物理层芯片接口模块连接；缓存模块,与各协议处理模块连接；直接存储器访问模块,与所述缓存模块连接；微处理器接口模块,与所述直接存储器访问模块连接,采用一个数据链路层多协议处理芯片可以同时完成以太网、ADSL、E1、同异步串口中两种或两种以上路由器业务的数据链路层协议处理功能,因而其功能丰富。(The invention relates to the information processing technology, in particular to a communication protocol selection method and a device suitable for a processing chip, wherein the chip comprises the following components: at least two physical layer chip interface modules for connecting different types of physical layer chips; at least two protocol processing modules which are respectively connected with the corresponding physical layer chip interface modules; the cache module is connected with each protocol processing module; the direct memory access module is connected with the cache module; the microprocessor interface module is connected with the direct memory access module, and adopts a data link layer multi-protocol processing chip to simultaneously complete the data link layer protocol processing functions of two or more router services in Ethernet, ADSL, E1 and synchronous and asynchronous serial ports, so that the functions of the microprocessor interface module are rich.)

1. A processing chip device adapted for use with a communication protocol, the chip comprising: at least two physical layer chip interface modules for connecting different types of physical layer chips; at least two protocol processing modules which are respectively connected with the corresponding physical layer chip interface modules; the cache module is connected with each protocol processing module; the direct memory access module is connected with the cache module; and the microprocessor interface module is connected with the direct memory access module.

2. The processing chip apparatus for communication protocol as claimed in claim 1, wherein the at least two physical layer chip interface modules are at least two of ethernet interface module, ADSL interface module, E1 time division multiplexing interface module and asynchronous serial port module.

3. The device as claimed in claim 2, wherein when the physical layer chip interface module includes an ethernet interface module, the protocol processing module includes an ethernet protocol processing module corresponding thereto.

4. The processing chip apparatus for communication protocol as claimed in claim 2, wherein when the physical layer chip interface module comprises an ADSL interface module, the protocol processing module comprises a cell segmentation and reassembly module corresponding thereto.

5. The processing chip apparatus for communication protocol of claim 2, wherein the physical layer chip interface module comprises an E1 time division multiplexing interface module, and the protocol processing module comprises an E1 multi-channel high level data link layer control protocol processing module corresponding thereto.

6. The device as claimed in claim 2, wherein when the physical layer chip interface module includes a synchronous/asynchronous serial port module, the protocol processing module includes a corresponding synchronous/asynchronous serial port protocol processing module.

7. The device of any one of claims 1 to 6, wherein the buffer module is a first-in-first-out buffer with more than one channel, and the buffer module has arbitration logic with the protocol processing module and the direct memory module.

8. A communication protocol selection method for a processing chip, comprising: the method comprises the following steps: step 1: the Ethernet interface module and the Ethernet protocol processing module jointly complete the data link layer protocol processing function of the Ethernet service;

step 2: the MII module is used for carrying out format conversion on the chip external Ethernet interface signal and the chip internal data signal; the MAC module is used for processing a data link layer protocol of the Ethernet service;

and step 3: ADSL interface module and ADSL cell segmentation and recombination module to complete ADSL service data link layer protocol processing function;

and 4, step 4: the UTOPIA module is used for carrying out format conversion on an ADSL interface signal outside the chip and a data signal inside the chip; the SAR module is used for processing a data link layer protocol of the ADSL service;

and 5: the E1 time-sharing multiplexing interface module and the E1 multi-channel advanced data link layer control protocol processing module jointly complete the data link layer protocol processing function of the E1 service; the TSI module is used for carrying out format conversion on the chip external E1 time division multiplexing signal and the chip internal data signal; the MCH module is used for processing a data link layer protocol of the E1 service;

step 6: the Synchronous and Asynchronous Serial Interface (SASI) module and the synchronous and asynchronous serial protocol processing module jointly complete the data link layer protocol processing function of the synchronous and asynchronous serial port;

and 7: the SASI module is used for carrying out format conversion on the external synchronous and asynchronous serial port signal of the chip and the internal data signal of the chip; the SAPP module is used for processing a data link layer protocol of the synchronous and asynchronous serial port service; the FIFO module, the DMA module and the MPI module which are connected in sequence are data paths which are commonly used by four kinds of business processing; the invention simultaneously completes the data link layer protocol processing functions of four router services such as Ethernet, ADSL, E1, synchronous and asynchronous serial ports and the like by sharing a set of FIFO, DMA and MPI data channels in the multi-protocol processing chip.

Technical Field

The invention relates to an information processing technology, in particular to a communication protocol selection method and a communication protocol selection device suitable for a processing chip.

Background

In the field of data communications, routers typically include microprocessors, data link layer protocol processing chips, physical layer chips, and the like. The router can support various services, and the common services are: ethernet traffic, Asymmetric Digital Subscriber Loop (ADSL) traffic, E1 traffic, and asynchronous and isochronous serial traffic. Each service of the router is realized by a corresponding chip, and one chip supports a corresponding service process. If the router supports a plurality of services at the same time, the router needs to be supported by a plurality of corresponding service processing chips.

At present, a router supports services by adopting a single-chip scheme and a multi-chip scheme.

The single chip scheme is as follows: as shown in fig. 1, a single data link layer protocol processing chip performs a single protocol processing function. The physical layer chip may be: an ethernet protocol processing chip (such as 82559 chip from Intel corporation) for implementing ethernet service processing functions; an ADSL protocol processing chip (such as BT8236 chip from Conexant corporation, usa) for implementing the ADSL service processing function; an E1 protocol processing chip (such as BT8471 chip of coneant corporation, usa) for realizing the E1 service processing function or a synchronous and asynchronous serial port protocol processing chip (such as CD2431 chip of Intel corporation, usa) for realizing the synchronous and asynchronous serial port service processing function.

The disadvantages of the single chip approach are: only single service processing can be realized, and the function of simultaneously processing a plurality of services cannot be realized.

The multi-chip scheme is as follows: as shown in fig. 2, when the router processes four services, such as ethernet, ADSL, E1, and asynchronous serial ports, four protocol processing chips and a microprocessor bus connection bridge are required.

The disadvantages of the multi-chip solution are:

first, each chip of the multiple chip schemes has its own data processing path, including data caching, data moving, and microprocessor interface. Resource sharing of multi-service processing cannot be performed, and resource waste is easily caused.

Secondly, when the multi-chip scheme is used for processing the above four services, four link layer protocol processing chips and a microprocessor bus bridge chip are required, thereby leading to high manufacturing cost.

Disclosure of Invention

The present invention provides a method and an apparatus for selecting a communication protocol suitable for a processing chip to solve the above technical deficiencies.

In order to solve the technical problems, the technical scheme adopted by the invention is as follows: a processing chip apparatus adapted for use with a communication protocol, the chip comprising: at least two physical layer chip interface modules for connecting different types of physical layer chips; at least two protocol processing modules which are respectively connected with the corresponding physical layer chip interface modules; the cache module is connected with each protocol processing module; the direct memory access module is connected with the cache module; and the microprocessor interface module is connected with the direct memory access module.

Preferably, the at least two physical layer chip interface modules are at least two of an ethernet interface module, an ADSL interface module, an E1 time division multiplexing interface module, and a synchronous and asynchronous serial port module.

Preferably, when the physical layer chip interface module includes an ethernet interface module, the protocol processing module includes an ethernet protocol processing module corresponding to the ethernet interface module.

Preferably, when the physical layer chip interface module includes an ADSL interface module, the protocol processing module includes a cell segmentation and reassembly module corresponding to the ADSL interface module.

Preferably, when the physical layer chip interface module comprises an E1 time division multiplexing interface module, the protocol processing module comprises an E1 multi-channel advanced data link layer control protocol processing module corresponding to the protocol processing module.

Preferably, when the physical layer chip interface module includes a synchronous and asynchronous serial port module, the protocol processing module includes a synchronous and asynchronous serial port protocol processing module corresponding to the protocol processing module.

Preferably, the buffer module is a first-in first-out buffer with more than one channel, and arbitration logic is arranged between the buffer module and the protocol processing module as well as between the buffer module and the direct memory module.

In order to solve the technical problems, the technical scheme adopted by the invention is as follows: a communication protocol selection method suitable for a processing chip comprises the following steps: step 1: the Ethernet interface module and the Ethernet protocol processing module jointly complete the data link layer protocol processing function of the Ethernet service;

step 2: the MII module is used for carrying out format conversion on the chip external Ethernet interface signal and the chip internal data signal; the MAC module is used for processing a data link layer protocol of the Ethernet service;

and step 3: ADSL interface module and ADSL cell segmentation and recombination module to complete ADSL service data link layer protocol processing function;

and 4, step 4: the UTOPIA module is used for carrying out format conversion on an ADSL interface signal outside the chip and a data signal inside the chip; the SAR module is used for processing a data link layer protocol of the ADSL service;

and 5: the E1 time-sharing multiplexing interface module and the E1 multi-channel advanced data link layer control protocol processing module jointly complete the data link layer protocol processing function of the E1 service; the TSI module is used for carrying out format conversion on the chip external E1 time division multiplexing signal and the chip internal data signal; the MCH module is used for processing a data link layer protocol of the E1 service;

step 6: the Synchronous and Asynchronous Serial Interface (SASI) module and the synchronous and asynchronous serial protocol processing module jointly complete the data link layer protocol processing function of the synchronous and asynchronous serial port;

and 7: the SASI module is used for carrying out format conversion on the external synchronous and asynchronous serial port signal of the chip and the internal data signal of the chip; the SAPP module is used for processing a data link layer protocol of the synchronous and asynchronous serial port service; the FIFO module, the DMA module and the MPI module which are connected in sequence are data paths which are commonly used by four kinds of business processing. The invention simultaneously completes the data link layer protocol processing functions of four router services such as Ethernet, ADSL, E1, synchronous and asynchronous serial ports and the like by sharing a set of FIFO, DMA and MPI data channels in the multi-protocol processing chip.

The invention achieves the following beneficial effects: the communication protocol selection method and the device suitable for the processing chip of the invention adopt a data link layer multi-protocol processing chip to simultaneously complete the data link layer protocol processing functions of two or more router services in Ethernet, ADSL, E1 and synchronous and asynchronous serial ports, thereby having rich functions. When the multi-protocol processing chip provided by the invention processes data link layer protocols of various router services, the multi-protocol processing chip shares a data channel consisting of a set of cache (FIFO), Direct Memory Access (DMA) and microprocessor interface (MPI), thereby reducing the number of chips and effectively preventing resource waste. The invention adopts a single chip to realize various service processing, thereby effectively reducing the manufacturing cost.

Drawings

Fig. 1 is a schematic structural diagram of a single-chip single-service application processing apparatus in the prior art;

FIG. 2 is a schematic diagram of a prior art multi-chip multi-service application processing apparatus;

FIG. 3 is a schematic diagram of the architecture of the multiprotocol processing chip of the invention;

FIG. 4 is a schematic structural diagram of a multiprotocol processing chip for implementing four service processing functions according to the present invention;

fig. 5 is a schematic structural diagram of a single-chip multi-service application processing device according to the present invention.

Detailed Description

The invention is further described below with reference to the accompanying drawings. The following examples are only for illustrating the technical solutions of the present invention more clearly, and the protection scope of the present invention is not limited thereby.

As shown in the figure: a processing chip apparatus adapted for use with a communication protocol, the chip comprising: at least two physical layer chip interface modules for connecting different types of physical layer chips; at least two protocol processing modules which are respectively connected with the corresponding physical layer chip interface modules; the cache module is connected with each protocol processing module; the direct memory access module is connected with the cache module; and the microprocessor interface module is connected with the direct memory access module. The at least two physical layer chip interface modules are at least two of an Ethernet interface module, an ADSL interface module, an E1 time division multiplexing interface module and a synchronous and asynchronous serial port module. When the physical layer chip interface module comprises an Ethernet interface module, the protocol processing module comprises an Ethernet protocol processing module corresponding to the protocol processing module. When the physical layer chip interface module comprises an ADSL interface module, the protocol processing module comprises a cell segmentation and recombination module corresponding to the protocol processing module. When the physical layer chip interface module comprises an E1 time division multiplexing interface module, the protocol processing module comprises an E1 multichannel advanced data link layer control protocol processing module corresponding to the protocol processing module. When the physical layer chip interface module comprises a synchronous and asynchronous serial port module, the protocol processing module comprises a synchronous and asynchronous serial port protocol processing module corresponding to the protocol processing module. The buffer module is a first-in first-out buffer with more than one channel, and arbitration logic is arranged among the buffer module, the protocol processing module and the direct memory module.

A communication protocol selection method for a processing chip, comprising: the method comprises the following steps: step 1: the Ethernet interface module and the Ethernet protocol processing module jointly complete the data link layer protocol processing function of the Ethernet service;

step 2: the MII module is used for carrying out format conversion on the chip external Ethernet interface signal and the chip internal data signal; the MAC module is used for processing a data link layer protocol of the Ethernet service;

and step 3: ADSL interface module and ADSL cell segmentation and recombination module to complete ADSL service data link layer protocol processing function;

and 4, step 4: the UTOPIA module is used for carrying out format conversion on an ADSL interface signal outside the chip and a data signal inside the chip; the SAR module is used for processing a data link layer protocol of the ADSL service;

and 5: the E1 time-sharing multiplexing interface module and the E1 multi-channel advanced data link layer control protocol processing module jointly complete the data link layer protocol processing function of the E1 service; the TSI module is used for carrying out format conversion on the chip external E1 time division multiplexing signal and the chip internal data signal; the MCH module is used for processing a data link layer protocol of the E1 service;

step 6: the Synchronous and Asynchronous Serial Interface (SASI) module and the synchronous and asynchronous serial protocol processing module jointly complete the data link layer protocol processing function of the synchronous and asynchronous serial port;

and 7: the SASI module is used for carrying out format conversion on the external synchronous and asynchronous serial port signal of the chip and the internal data signal of the chip; the SAPP module is used for processing a data link layer protocol of the synchronous and asynchronous serial port service; the FIFO module, the DMA module and the MPI module which are connected in sequence are data paths which are commonly used by four kinds of business processing. The invention simultaneously completes the data link layer protocol processing functions of four router services such as Ethernet, ADSL, E1, synchronous and asynchronous serial ports and the like by sharing a set of FIFO, DMA and MPI data channels in the multi-protocol processing chip.

The above is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, several modifications and variations can be made without departing from the technical principle of the present invention, and these modifications and variations should also be regarded as the protection scope of the present invention.