Cubic root logic circuit based on memristor
阅读说明：本技术 一种基于忆阻器的立方根逻辑电路 (Cubic root logic circuit based on memristor ) 是由 孙军伟 凌丹 余培照 杨秦飞 李盼龙 郭慧芳 张桢桢 王延峰 王妍 王英聪 黄春 于 2019-09-26 设计创作，主要内容包括：本发明提出了一种基于忆阻器的立方根逻辑电路,包括六个输入端S<Sub>1</Sub>-S<Sub>6</Sub>和两个输出端Y<Sub>2</Sub>、Y<Sub>1</Sub>,所述输入端S<Sub>3</Sub>、S<Sub>4</Sub>、S<Sub>5</Sub>通过基于忆阻器的第一通道电路与中间输出端R<Sub>1</Sub>相连接,输入端S<Sub>1</Sub>-S<Sub>6</Sub>通过基于忆阻器的第二通道电路与中间输出端R<Sub>2</Sub>相连接,输入端S<Sub>1</Sub>-S<Sub>6</Sub>通过基于忆阻器的第三通道电路与中间输出端R<Sub>3</Sub>相连接；输入端S<Sub>6</Sub>及中间输出端R<Sub>1</Sub>、R<Sub>2</Sub>、R<Sub>3</Sub>通过基于忆阻器的第四通道电路与输出端Y<Sub>1</Sub>相连接,输入端S<Sub>4</Sub>、S<Sub>5</Sub>、S<Sub>6</Sub>通过基于忆阻器的第五通道电路与输出端Y<Sub>2</Sub>相连接。本发明的六输入的立方根逻辑电路具有较高的准确性和灵敏度,为设计更复杂大规模逻辑电路操作运算提供了理论基础,促进了人工智能计算机的发展。(The invention provides a cubic root logic circuit based on a memristor, which comprises six input ends S 1 ‑S 6 And two output terminals Y 2 、Y 1 Said input terminal S 3 、S 4 、S 5 Through first channel circuit based on memristor and intermediate output end R 1 Connected to, input terminal S 1 ‑S 6 Through a second channel circuit based on a memristor and an intermediate output end R 2 Connected to, input terminal S 1 ‑S 6 Through a third channel circuit based on a memristor and an intermediate output end R 3 Connecting; input terminal S 6 And an intermediate output terminal R 1 、R 2 、R 3 Through a fourth channel circuit based on a memristor and an output end Y 1 Connected to, input terminal S 4 、S 5 、S 6 Through a fifth channel circuit based on a memristor and an output end Y 2 Are connected. The six-input cubic root logic circuit has higher accuracy and sensitivity and is used for designing more complex large-scale logicThe circuit operation provides a theoretical basis and promotes the development of artificial intelligence computers.)
1. A cubic root logic circuit based on memristors comprises six input ends S1-S6And two output terminals Y2、Y1Characterized in that said input terminal S3、S4、S5Through first channel circuit based on memristor and intermediate output end R1Connected to, input terminal S1-S6Through a second channel circuit based on a memristor and an intermediate output end R2Connected to, input terminal S1-S6Through a third channel circuit based on a memristor and an intermediate output end R3Connecting; input terminal S6And intermediate deliveryOutput end R1、R2、R3Through a fourth channel circuit based on a memristor and an output end Y1Connected to, input terminal S4、S5、S6Through a fifth channel circuit based on a memristor and an output end Y2Are connected.
2. The memristor-based cubic root logic circuit according to claim 1, wherein the first channel circuit, the second channel circuit, the third channel circuit, the fourth channel circuit and the fifth channel circuit based on the memristor contain not gate logic circuits or OR gate logic circuits and AND gate logic circuits; the OR gate logic circuit comprises two memristors with anodes in inverse parallel connection, two input ends of the OR gate logic circuit are respectively the cathodes of the two memristors, and the output end is a midpoint of the two memristors with anodes connected in series; the AND gate logic circuit comprises two memristors with anodes connected in parallel, two input ends of the AND gate logic circuit are respectively anodes of the two memristors, and an output end of the AND gate logic circuit is a midpoint of the two memristors, wherein cathodes of the two memristors are connected in series; the inverter logic circuit comprises an operational amplifier, the input end of the inverter logic circuit is the inverting input end of the operational amplifier, the output end of the inverter logic circuit is the output end of the operational amplifier, and the non-inverting input end of the operational amplifier is connected with the positive pole of the direct-current power supply.
3. The memristor-based cubic root logic circuit according to claim 2, wherein the output ends and the input ends S of the OR gate logic circuit, the AND gate logic circuit and the NOT gate logic circuit1-S6The rear parts are provided with buffers; the direct current power supply is a 1V direct current voltage source, the anode of the direct current voltage source is connected with the non-inverting input end of the operational amplifier, and the cathode of the direct current voltage source is grounded.
4. The memristor-based cubic root logic circuit according to claim 3, wherein the first channel circuit comprises a first AND gate logic circuit, a second OR gate logic circuit, a third OR gate logic circuit and a first NOT gate logic circuitEditing circuit, input terminal S4And S5Respectively connected with two input ends S of the first AND logic circuit4And S5The output ends of the first AND gate logic circuit and the first NOT gate logic circuit are respectively connected with two input ends of a third OR gate logic circuit, and the input end S3And the output end of the third OR gate logic circuit is respectively connected with two input ends of the second AND gate logic circuit, and the output end of the second AND gate logic circuit is an intermediate output end R1(ii) a The first AND gate logic circuit comprises a memristor M3And M4Memristor M3And M4Respectively with the input terminal S4And S5Connected, memristor M3And M4The negative electrode of the buffer U is connected with the buffer U8AConnected, the second OR gate logic circuit includes a memristor M5And M6Memristor M5And M6Respectively with the input terminal S4And S5Connected, memristor M5And M6The positive electrode of the buffer U is connected with the buffer U9AConnected, the first NOT gate logic circuit includes an operational amplifier A5Buffer U9AOutput terminal of and operational amplifier A5Are connected to the inverting input terminal of an operational amplifier A5Is connected with a DC power supply, an operational amplifier A5Output terminal of the buffer U10AConnected with a third OR gate logic circuit including a memristor M7And memristor M8Buffer U8AAnd U10ARespectively with memristor M7And memristor M8Is connected with the negative pole of the memristor M7And memristor M8The positive electrodes of the two electrodes are all connected through a buffer U11AConnected with a second AND gate logic circuit including a memristor M9And memristor M10Input terminal S3And a buffer U11ARespectively with memristor M9And memristor M10Is connected with the anode of the memristor M9And memristor M10The negative electrode of the buffer U is connected with the buffer U12AConnected to, buffer U12AIs an intermediate output R1。
5. The memristor-based cubic root logic circuit according to claim 3, wherein the second channel circuit comprises a first OR gate logic circuit, a second NOT gate logic circuit, a third NOT gate logic circuit, a fourth NOT gate logic circuit, a fifth NOT gate logic circuit, a third AND gate logic circuit, a fourth AND gate logic circuit, a fifth AND gate logic circuit and a sixth AND gate logic circuit, and the input terminal S is1And S2Respectively connected with the input end of the first OR gate logic circuit, the output end of the first OR gate logic circuit is connected with one input end of the sixth AND gate logic circuit, and the input end S3Connected to the input of a second NOT-gate logic circuit, input S4The output ends of the second NOT gate logic circuit and the third NOT gate logic circuit are respectively connected with two input ends of a third AND gate logic circuit, the output end of the third AND gate logic circuit is connected with one input end of a fifth AND gate logic circuit, and the input end S is connected with the input end of the third NOT gate logic circuit5And an input terminal S6The output ends of the fourth NOT gate logic circuit and the fifth NOT gate logic circuit are respectively connected with two input ends of the fourth AND gate logic circuit, the output end of the fourth AND gate logic circuit is connected with the other input end of the fifth AND gate logic circuit, the output end of the fifth AND gate logic circuit is connected with the other input end of the sixth AND gate logic circuit, and the output end of the sixth AND gate logic circuit is an intermediate output end R2(ii) a The first OR gate logic circuit comprises a memristor M1And M2Input terminal S1And S2Respectively and memristor M1And M2Is connected with the negative pole of the memristor M1And M2Positive electrode and buffer U7AConnected, the second NOT gate logic circuit includes an operational amplifier A1Input terminal S3And operational amplifier a1Are connected to the inverting input terminal of an operational amplifier A1The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U13AConnected, the third NOT gate logic circuit includes an operational amplifier A2Input terminal S4And operational amplifier a2Are connected to the inverting input terminal of an operational amplifier A2The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U14AConnected, the fourth NOT gate logic circuit includes an operational amplifier A3Input terminal S5And operational amplifier a3Are connected to the inverting input terminal of an operational amplifier A3The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U15AConnected, the fifth NOT gate logic circuit includes an operational amplifier A4Input terminal S6And operational amplifier a4Are connected to the inverting input terminal of an operational amplifier A4The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U16AConnecting; the third AND gate logic circuit comprises a memristor M11And M12Buffer U13AAnd a buffer U14ARespectively and memristor M11And M12Is connected with the anode of the memristor M11And M12After being connected with the negative pole of the buffer U17AConnecting; the fourth AND gate logic circuit comprises a memristor M13And M14Buffer U15AAnd a buffer U16ARespectively and memristor M13And M14Is connected with the anode of the memristor M13And M14After being connected with the negative pole of the buffer U18AConnecting; the fifth AND gate logic circuit comprises a memristor M15And M16Buffer U17AAnd a buffer U18ARespectively and memristor M15And M16Is connected with the anode of the memristor M15And M16After being connected with the negative pole of the buffer U19AConnected, the sixth AND gate logic circuit includes a memristor M17And M18Buffer U7AAnd a buffer U19ARespectively and memristor M17And M18Is connected with the anode of the memristor M17And M18Negative pole and buffer U20AConnected to, buffer U20AIs an intermediate output R2。
6. The memristor-based cubic root logic circuit according to claim 4 or 5, wherein the third channel circuit comprises a seventh AND gate logic circuit, an eighth AND gate logic circuit, a ninth AND gate logic circuit and a tenth AND gate logic circuit, and the input terminal S is1And S2The output ends of the seventh AND gate logic circuit and the eighth AND gate logic circuit are respectively connected with two input ends of the ninth AND gate logic circuit, the output ends of the ninth AND gate logic circuit and the first AND gate logic circuit are respectively connected with two input ends of the tenth AND gate logic circuit, and the output end of the tenth AND gate logic circuit is an intermediate output port R3(ii) a The seventh AND gate logic circuit comprises a memristor M23And M24Input terminal S1And S2Respectively and memristor M23And M24Is connected with the anode of the memristor M23And M24After being connected with the negative pole of the buffer U23AConnecting; the eight-AND logic circuit comprises a memristor M25And M26Memristor M25And M26Respectively with the positive pole of the buffer U of the second NOT gate logic circuit13AAnd a buffer U of a fifth not gate logic circuit16AIs connected with the output end of the memristor M25And M26After being connected with the negative pole of the buffer U24AConnecting; the ninth AND gate logic circuit comprises a memristor M27And M28Memristor M27And M28Respectively with the positive electrode of the buffer U24AAnd a buffer U23AConnected, memristor M27And M28After being connected with the negative pole of the buffer U25AConnecting; the tenth AND gate logic circuit comprises a memristor M29And M30Memristor M29And M30Respectively with the positive pole of the first AND logic circuit8AAnd a buffer U25AIs connected with the output end of the memristor M29And M30After being connected with the negative pole of the buffer U26AConnected to, buffer U26AThe output end of (2) is an intermediate output port R3。
7. The memristor-based cubic root logic circuit according to claim 6, wherein the fourth channel circuit comprises a fourth OR gate logic circuit, a fifth OR gate logic circuit and a sixth OR gate logic circuit, and an intermediate output port R1And R2Are respectively connected with two input ends of a fourth OR gate logic circuit, and the output end and the input end S of the fourth OR gate logic circuit6The first output end of the first OR gate logic circuit is connected with the first input end of the first logic circuit; output terminal of fifth OR gate logic circuit and intermediate output port R3Connected with two input ends of a sixth OR gate logic circuit respectively, the output end of the sixth OR gate logic circuit is an output end Y1(ii) a The fourth OR gate logic circuit comprises a memristor M19And M20Memristor M19And M20Respectively with the middle output port R1And R2Connected, memristor M19And M20Is connected with the buffer U after being connected with the positive pole21AConnected, the fifth OR gate logic circuit includes a memristor M21And M22Memristor M21And M22Respectively with the input terminal S6And a buffer U21AConnected, memristor M21And M22Is connected with the buffer U after being connected with the positive pole22AConnected, a sixth OR gate logic circuit including a memristor M31And M32Memristor M31And M22Respectively connected with the buffer U22AAnd an intermediate output port R3Connected, memristor M31And M32Is connected with the buffer U after being connected with the positive pole27AConnected to, buffer U27AIs the output terminal Y1。
8. The memristor-based cubic root logic circuit according to claim 4 or 7, wherein the fifth channel circuit comprises a seventh OR gate logic circuit, two input terminals of which are respectively connected with the output terminal and the input terminal S of the second OR gate logic circuit6Connected, the output end of the seventh OR gate logic circuit is an output end Y2(ii) a The seventh OR gate logic circuit comprises a memristor M33And M34Memristor M33And M34Respectively with the input terminal S6And a buffer U of a second OR gate logic circuit9AConnected, memristor M33And M34Is connected with the buffer U after being connected with the positive pole28AConnected to, buffer U28AIs the output terminal Y2。
Technical Field
The invention relates to the technical field of logic circuits, in particular to a cubic root logic circuit based on a memristor.
Background
A memristor (memrisor) is a nonlinear resistor with a memory function, which is a fourth basic circuit element except for a resistor, a capacitor, and an inductor. The fundamental position of the memristor in the circuit theory and the important prospect of the memristor in the application fields of computer information storage, mass data processing, artificial neural networks, novel switch models and the like become research hotspots at home and abroad.
Currently, information processors are increasingly demanding in terms of low power consumption, high density, and fast response, and require changes to current transistor-based computing architectures. To solve the problems of CMOS logic size reduction and leakage current, nonvolatile memory devices are being developed toward highly efficient nonvolatile logic devices. Of these new logic schemes, memristor-based computer solutions are most popular due to their fast switching speeds, low power consumption, and compatibility with CMOS fabrication processes. More importantly, the memristor is simple in structure, can realize a very compact cross array structure, and is the key for realizing large-scale data storage.
The memristor replaces a CMOS transistor circuit to construct a memristor logic circuit, and the logic calculation capability of the memristor is depended on, so that the memristor logic calculation has a wide research prospect.
Disclosure of Invention
Aiming at the technical problems of complex structure and low sensitivity of the existing logic circuit realized by a CMOS transistor, the invention provides a cubic root logic circuit based on a memristor, which is realized by utilizing logic thought and conversion of a designed cubic root digital logic circuit, analyzes the correctness of the cubic root logic in SPICE simulation software, has high sensitivity and reliability, and provides a foundation for promoting the development of an artificial intelligence computer.
In order to achieve the purpose, the technical scheme of the invention is realized as follows: a cubic root logic circuit based on memristors comprises six input ends S1-S6And two output terminals Y2、Y1Said input terminal S3、S4、S5Through first channel circuit based on memristor and intermediate output end R1Connected to, input terminal S1-S6Through a second channel circuit based on a memristor and an intermediate output end R2Connected to, input terminal S1-S6Through a third channel circuit based on a memristor and an intermediate output end R3Connecting; input terminal S6And an intermediate output terminal R1、R2、R3Through a fourth channel circuit based on a memristor and an output end Y1Connected to, input terminal S4、S5、S6Through a fifth channel circuit based on a memristor and an output end Y2Are connected.
The first channel circuit, the second channel circuit, the third channel circuit, the fourth channel circuit and the fifth channel circuit based on the memristor comprise NOT gate logic circuits or OR gate logic circuits and AND gate logic circuits based on the memristor; the OR gate logic circuit comprises two memristors with anodes in inverse parallel connection, two input ends of the OR gate logic circuit are respectively the cathodes of the two memristors, and the output end is a midpoint of the two memristors with anodes connected in series; the AND gate logic circuit comprises two memristors with anodes connected in parallel, two input ends of the AND gate logic circuit are respectively anodes of the two memristors, and an output end of the AND gate logic circuit is a midpoint of the two memristors, wherein cathodes of the two memristors are connected in series; the inverter logic circuit comprises an operational amplifier, the input end of the inverter logic circuit is the inverting input end of the operational amplifier, the output end of the inverter logic circuit is the output end of the operational amplifier, and the non-inverting input end of the operational amplifier is connected with the positive pole of the direct-current power supply.
The output end and the input end S of the OR gate logic circuit, the AND gate logic circuit and the NOT gate logic circuit1-S6The rear parts are provided with buffers; the direct current power supply is a 1V direct current voltage source, the anode of the direct current voltage source is connected with the non-inverting input end of the operational amplifier, and the cathode of the direct current voltage source is grounded.
The first channel circuit comprises a first AND gate logic circuit, a second OR gate logic circuit, a third OR gate logic circuit and a first NOT gate logic circuit, and an input end S4And S5Respectively connected with two input ends S of the first AND logic circuit4And S5The output ends of the first AND gate logic circuit and the first NOT gate logic circuit are respectively connected with two input ends of a third OR gate logic circuit, and the input end S3And the output end of the third OR gate logic circuit is respectively connected with two input ends of the second AND gate logic circuit, and the output end of the second AND gate logic circuit is an intermediate output end R1(ii) a The first AND gate logic circuit comprises a memristor M3And M4Memristor M3And M4Respectively with the input terminal S4And S5Connected, memristor M3And M4The negative electrode of the buffer U is connected with the buffer U8AConnected, the second OR gate logic circuit includes a memristor M5And M6Memristor M5And M6Respectively with the input terminal S4And S5Connected, memristor M5And M6The positive electrode of the buffer U is connected with the buffer U9AConnected, the first NOT gate logic circuit includes an operational amplifier A5Buffer U9AOutput terminal of and operational amplifier A5Are connected to the inverting input terminal of an operational amplifier A5Is connected with a DC power supply, an operational amplifier A5Output terminal of the buffer U10AConnected with a third OR gate logic circuit including a memristor M7And memristor M8Buffer U8AAnd U10ARespectively with memristor M7And memristor M8Is connected with the negative pole of the memristor M7And memristor M8The positive electrodes of the two electrodes are all connected through a buffer U11AConnected with a second AND gate logic circuit including a memristor M9And memristor M10Input terminal S3And a buffer U11ARespectively with memristor M9And memristor M10Is connected with the anode of the memristor M9And memristor M10The negative electrode of the buffer U is connected with the buffer U12AConnected to, buffer U12AIs an intermediate output R1。
The second channel circuit comprises a first OR gate logic circuit, a second NOT gate logic circuit, a third NOT gate logic circuit, a fourth NOT gate logic circuit, a fifth NOT gate logic circuit, a third AND gate logic circuit, a fourth AND gate logic circuit, a fifth AND gate logic circuit and a sixth AND gate logic circuit, and an input end S1And S2Respectively connected with the input end of the first OR gate logic circuit, the output end of the first OR gate logic circuit is connected with one input end of the sixth AND gate logic circuit, and the input end S3Connected to the input of a second NOT-gate logic circuit, input S4The output ends of the second NOT gate logic circuit and the third NOT gate logic circuit are respectively connected with two input ends of a third AND gate logic circuit, and the third NOT gate logic circuit is connected with the input end of a third NOT gate logic circuitThe output end of the AND gate logic circuit is connected with one input end of the fifth AND gate logic circuit, and the input end S5And an input terminal S6The output ends of the fourth NOT gate logic circuit and the fifth NOT gate logic circuit are respectively connected with two input ends of the fourth AND gate logic circuit, the output end of the fourth AND gate logic circuit is connected with the other input end of the fifth AND gate logic circuit, the output end of the fifth AND gate logic circuit is connected with the other input end of the sixth AND gate logic circuit, and the output end of the sixth AND gate logic circuit is an intermediate output end R2(ii) a The first OR gate logic circuit comprises a memristor M1And M2Input terminal S1And S2Respectively and memristor M1And M2Is connected with the negative pole of the memristor M1And M2Positive electrode and buffer U7AConnected, the second NOT gate logic circuit includes an operational amplifier A1Input terminal S3And operational amplifier a1Are connected to the inverting input terminal of an operational amplifier A1The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U13AConnected, the third NOT gate logic circuit includes an operational amplifier A2Input terminal S4And operational amplifier a2Are connected to the inverting input terminal of an operational amplifier A2The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U14AConnected, the fourth NOT gate logic circuit includes an operational amplifier A3Input terminal S5And operational amplifier a3Are connected to the inverting input terminal of an operational amplifier A3The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U15AConnected, the fifth NOT gate logic circuit includes an operational amplifier A4Input terminal S6And operational amplifier a4Are connected to the inverting input terminal of an operational amplifier A4The non-inverting input end of the buffer is connected with the direct current power supply, and the output end of the buffer is connected with the buffer U16AConnecting; the third AND gate logic circuit comprises a memristor M11And M12Buffer U13AAnd a buffer U14ARespectively and memristor M11And M12Is connected with the anode of the memristor M11And M12After being connected with the negative pole of the buffer U17AConnecting; the fourth AND gate logic circuit comprises a memristor M13And M14Buffer U15AAnd a buffer U16ARespectively and memristor M13And M14Is connected with the anode of the memristor M13And M14After being connected with the negative pole of the buffer U18AConnecting; the fifth AND gate logic circuit comprises a memristor M15And M16Buffer U17AAnd a buffer U18ARespectively and memristor M15And M16Is connected with the anode of the memristor M15And M16After being connected with the negative pole of the buffer U19AConnected, the sixth AND gate logic circuit includes a memristor M17And M18Buffer U7AAnd a buffer U19ARespectively and memristor M17And M18Is connected with the anode of the memristor M17And M18Negative pole and buffer U20AConnected to, buffer U20AIs an intermediate output R2。
The third channel circuit comprises a seventh AND gate logic circuit, an eighth AND gate logic circuit, a ninth AND gate logic circuit and a tenth AND gate logic circuit, and the input end S is connected with the first channel circuit and the second channel circuit1And S2The output ends of the seventh AND gate logic circuit and the eighth AND gate logic circuit are respectively connected with two input ends of the ninth AND gate logic circuit, the output ends of the ninth AND gate logic circuit and the first AND gate logic circuit are respectively connected with two input ends of the tenth AND gate logic circuit, and the output end of the tenth AND gate logic circuit is an intermediate output port R3(ii) a The seventh AND gate logic circuit comprises a memristor M23And M24Input terminal S1And S2Respectively and memristor M23And M24Is connected with the anode of the memristor M23And M24After being connected with the negative pole of the buffer U23AConnecting; the eight-AND logic circuit comprises a memristor M25And M26Memristor M25And M26Respectively with the positive pole of the buffer U of the second NOT gate logic circuit13AAnd a buffer U of a fifth not gate logic circuit16AIs connected with the output end of the memristor M25And M26After being connected with the negative pole of the buffer U24AConnecting; the ninth AND gate logic circuit comprises a memristor M27And M28Memristor M27And M28Respectively with the positive electrode of the buffer U24AAnd a buffer U23AConnected, memristor M27And M28After being connected with the negative pole of the buffer U25AConnecting; the tenth AND gate logic circuit comprises a memristor M29And M30Memristor M29And M30Respectively with the positive pole of the first AND logic circuit8AAnd a buffer U25AIs connected with the output end of the memristor M29And M30After being connected with the negative pole of the buffer U26AConnected to, buffer U26AThe output end of (2) is an intermediate output port R3。
The fourth channel circuit comprises a fourth OR gate logic circuit, a fifth OR gate logic circuit and a sixth OR gate logic circuit, and an intermediate output port R1And R2Are respectively connected with two input ends of a fourth OR gate logic circuit, and the output end and the input end S of the fourth OR gate logic circuit6The first output end of the first OR gate logic circuit is connected with the first input end of the first logic circuit; output terminal of fifth OR gate logic circuit and intermediate output port R3Connected with two input ends of a sixth OR gate logic circuit respectively, the output end of the sixth OR gate logic circuit is an output end Y1(ii) a The fourth OR gate logic circuit comprises a memristor M19And M20Memristor M19And M20Respectively with the middle output port R1And R2Connected, memristor M19And M20Is connected with the buffer U after being connected with the positive pole21AConnected, fifth OR logic circuit packageMemristor M21And M22Memristor M21And M22Respectively with the input terminal S6And a buffer U21AConnected, memristor M21And M22Is connected with the buffer U after being connected with the positive pole22AConnected, a sixth OR gate logic circuit including a memristor M31And M32Memristor M31And M22Respectively connected with the buffer U22AAnd an intermediate output port R3Connected, memristor M31And M32Is connected with the buffer U after being connected with the positive pole27AConnected to, buffer U27AIs the output terminal Y1。
The fifth channel circuit comprises a seventh OR gate logic circuit, two input ends of the seventh OR gate logic circuit are respectively connected with the output end and the input end S of the second OR gate logic circuit6Connected, the output end of the seventh OR gate logic circuit is an output end Y2(ii) a The seventh OR gate logic circuit comprises a memristor M33And M34Memristor M33And M34Respectively with the input terminal S6And a buffer U of a second OR gate logic circuit9AConnected, memristor M33And M34Is connected with the buffer U after being connected with the positive pole28AConnected to, buffer U28AIs the output terminal Y2。
The invention has the beneficial effects that: the method comprises the steps of constructing a digital logic circuit of cubic root operation of six input signals based on a digital circuit theory, converting the digital logic circuit into a logic circuit based on a memristor by using the characteristic and logic idea of resistance state change of the memristor, finally verifying the output result of the logic circuit by simulation software, and analyzing and judging whether the operation output result of the logic circuit based on the memristor is correct or not according to the simulation result. Simulation results show that the six-input cubic root logic circuit is effective and has higher accuracy and sensitivity. The method provides a theoretical basis for designing more complex large-scale logic circuit operation and large-scale intelligent operation systems in the future, improves the reliability of the memristor-based logic circuit of the artificial intelligent computer, and promotes the development of the artificial intelligent computer.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic circuit diagram of the present invention.
Fig. 2 is a block diagram of a first channel circuit of the present invention.
FIG. 3 is a block diagram of a second channel circuit of the present invention.
Fig. 4 is a block diagram of a third channel circuit of the present invention.
Fig. 5 is a block diagram of a fourth channel circuit of the present invention.
Fig. 6 is a block diagram of a fourth channel circuit of the present invention.
FIG. 7 is a graph of simulation results of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be obtained by a person skilled in the art without inventive effort based on the embodiments of the present invention, are within the scope of the present invention.
As shown in FIG. 1, the memristor-based cubic root logic circuit comprises six input terminals S1-S6And two output terminals Y2、Y1，S6S5S4S3S2S1The binary number represented as an input signal is respectively coupled to six inputs S6-S1Connected, output end Y2、Y1Binary number Y composed of the obtained output signals2Y1Is a binary number S6S5S4S3S2S1The cube root of the represented decimal number yields a binary number. The invention relates to a method for preparing a high-temperature-resistant ceramic material. The input terminal S3、S4、S5Through first channel circuit based on memristor and intermediate output end R1Connected to, input terminal S1-S6Through a second channel circuit based on a memristor and an intermediate output end R2Connected to, input terminal S1-S6Through a third channel circuit based on a memristor and an intermediate output end R3Connecting; input terminal S6And an intermediate output terminal R1、R2、R3Through a fourth channel circuit based on a memristor and an output end Y1Connected to, input terminal S4、S5、S6Through a fifth channel circuit based on a memristor and an output end Y2Are connected. The binary-number cubic root operation is realized through a cubic root logic circuit consisting of a first channel circuit, a second channel circuit, a third channel circuit, a fourth channel circuit and a fifth channel circuit based on the memristor. Six input terminals S1-S6The 6 input signals are respectively binary number input with weight from low to high and are expressed as decimal numbers; two output terminals Y1、Y2The corresponding output signals are respectively binary number output with the weight from low to high and are expressed as decimal numbers, and the decimal number is used for judging whether the operation output result of the cubic root logic circuit is correct or not.
The first channel circuit, the second channel circuit, the third channel circuit, the fourth channel circuit and the fifth channel circuit based on the memristor comprise NOT gate logic circuits or OR gate logic circuits and AND gate logic circuits based on the memristor; the invention is realized by seven OR gate logic circuits, ten AND gate logic circuits and five NOT gate logic circuits. The OR gate logic circuit comprises two memristors with anodes in inverse parallel connection, two input ends of the OR gate logic circuit are respectively cathodes of the two memristors, an output end of the OR gate logic circuit is a midpoint of the two memristors, the anodes of the two memristors are connected in series, namely the cathodes of the two memristors are respectively connected with an input signal, and the signals of the connected midpoint are used as output signals. The OR gate logic circuit can conduct the memristor as long as one input signal is ensured to be small positive high voltage, namely
According to the working principle of the memristor, current flows into the device from the anode of the memristor, and then the memristor value is increased. If current flows into the device from the negative pole, the memristance will decrease. When a high level is input, a logic "1" is input, and when a low level is input, a logic "0" is input. If two input signals are simultaneously input to logic '1' or '0', no current flows in the memristor, so that the voltage value of the output end is the same as that of the input signals. If either of the two input signals is logic "0", the other input signal is logic "1". Then current flows from logic "1" to logic "0" where the memristance on the logic "1" side decreases to RonWhile the memristance on the logic "0" side increases to Roff. Wherein R isoffThe resistance value of the memristor under the condition of complete non-doping is the maximum value of the memristor, RonThe resistance value of the memristor under the condition of all doping is represented, and the output of the memristor at the moment is represented as:
The AND gate logic circuit comprises two memristors with anodes connected in parallel, two input ends of the AND gate logic circuit are respectively the anodes of the two memristors, and an output end of the AND gate logic circuit is a midpoint of the two memristors connected in series with the cathodes of the two memristors, namely two input signals are respectively connected with the anodes of the two memristors, the midpoint of the two memristors connected in series with the cathodes is an output signal, for the two memristors with anodes connected in parallel, if the two input signals are simultaneously input into a logic '1' or '0', no current flows through the memristors, and therefore the voltage value of the output end is the same as that of the input signals. If either of the two input signals is logic "0", the other input signal is logic "1". The current always flows from
The inverter logic circuit comprises an operational amplifier, the input end of the inverter logic circuit is the inverting input end of the operational amplifier, the output end of the inverter logic circuit is the output end of the operational amplifier, the non-inverting input end of the operational amplifier is connected with the positive pole of a direct current power supply, the operational amplifier in the inverter logic circuit is similar to a comparator in function, the non-inverting input end of the operational amplifier is connected with the positive pole of the direct current power supply, the inverting input end of the operational amplifier is connected with an input signal of the previous stage, and the output end of the operational amplifier is the output end of the operational amplifier. If the signal of the in-phase input end is greater than the signal of the reverse-phase input end, the output is high level; if the signal of the non-inverting input end is less than or equal to the signal of the inverting input end, the output is low level.
The output end and the input end S of the OR gate logic circuit, the AND gate logic circuit and the NOT gate logic circuit1-S6The rear parts are provided with buffers; i.e. the input terminal S1-S6The buffer is respectively connected with the first channel circuit, the second channel circuit, the third channel circuit, the fourth channel circuit and the fifth channel circuit, so that the phenomenon that the input signal is unstable in instantaneous impact voltage once received is effectively avoided, the stable output of the input signal is ensured, and the accuracy is improved. The direct current power supply is a 1V direct current voltage source, the anode is connected with the non-inverting input end of the operational amplifier, and the cathode is grounded, so that the comparison of an input signal and 1V can be ensured, if the input signal is less than 1V, the output is high level, and if the input signal is equal to or greater than 1V, the output is low level.
As shown in fig. 2, the first channel circuit includes a first and gate logic circuit, a second or gate logic circuit, a third or gate logic circuit and a first not gate logic circuit, and the input terminal S4And S5Are respectively connected with two input ends of the first AND gate logic circuit to realize an input end S4And S5The AND operation of the two signals of (2) yields the result Q1(ii) a Input terminal S4And S5Are respectively connected with the input end of the second OR gate logic circuit in the opposite direction to realize the input end S4And S5Or operation of the two signals to obtain a result Q2(ii) a The output end of the second OR gate logic circuit is connected with the first NOT gate logic circuit to output a signal Q of the second OR gate logic circuit2Negation operation to obtain a result Q3(ii) a The output ends of the first AND gate logic circuit and the first NOT gate logic circuit are respectively connected with two input ends of a third OR gate logic circuit, and output signals Q of the first AND gate logic circuit and the first NOT gate logic circuit are obtained1、Q3OR operation is carried out to obtain a result Q4(ii) a Input terminal S3And the output end of the third OR gate logic circuit is respectively connected with two input ends of the second AND gate logic circuit, and the output end of the second AND gate logic circuit is an intermediate output end R1(ii) a Output signal Q4And input terminal S3The input signal is ANDed through a second AND gate logic circuit to obtain an output result R1. Intermediate output R1The resulting output signal R1From the signal S3、S4、S5And (4) compounding.
The first AND gate logic circuit comprises a memristor M3And M4Memristor M3And M4Respectively with the input terminal S4And S5Connected to, input terminal S4Through a buffer U4AAND memristor M3Is connected with the anode of the memristor M3And M4The negative electrode of the buffer U is connected with the buffer U8AConnected to, buffer U8AIs an intermediate output terminal X1The second OR gate logic circuit comprises a memristor M5And M6Memristor M5And M6Respectively with the input terminal S4And S5Connected to, input terminal S4Through a buffer U4AAND memristor M5Is connected to the negative pole of the input terminal S5Through a buffer U5AAND memristor M6Is connected with the negative pole of the memristor M5And M6Is turning toPole-sharing and buffer U9AConnected, the first NOT gate logic circuit includes an operational amplifier A5Buffer U9AIs an intermediate output terminal X4Buffer U9AOutput terminal of and operational amplifier A5Are connected to the inverting input terminal of an operational amplifier A5Is connected with a 1V DC voltage source, and an operational amplifier A5Output terminal of the buffer U10AConnected with a third OR gate logic circuit including a memristor M7And memristor M8Buffer U8AAnd U10ARespectively with memristor M7And memristor M8Is connected with the negative pole of the memristor M7And memristor M8The positive electrodes of the two electrodes are all connected through a buffer U11AConnected with a second AND gate logic circuit including a memristor M9And memristor M10Input terminal S3And a buffer U11ARespectively with memristor M9And memristor M10Is connected with the anode of the memristor M9And memristor M10The negative electrode of the buffer U is connected with the buffer U12AConnected to, buffer U12AIs an intermediate output R1。
As shown in fig. 3, the second channel circuit includes a first or gate logic circuit, a second not gate logic circuit, a third not gate logic circuit, a fourth not gate logic circuit, a fifth not gate logic circuit, a third and gate logic circuit, a fourth and gate logic circuit, a fifth and gate logic circuit, and a sixth and gate logic circuit, and the input terminal S is1And S2Respectively connected with the input end of the first OR gate logic circuit, the output end of the first OR gate logic circuit is connected with one input end of the sixth AND gate logic circuit, and the input end S3Connected to the input of a second NOT-gate logic circuit, input S4The output ends of the second NOT gate logic circuit and the third NOT gate logic circuit are respectively connected with two input ends of the third AND gate logic circuit, and the output end of the third AND gate logic circuit is connected with one input end of the fifth AND gate logic circuitEnd-to-end connection, input terminal S5And an input terminal S6The output ends of the fourth NOT gate logic circuit and the fifth NOT gate logic circuit are respectively connected with two input ends of the fourth AND gate logic circuit, the output end of the fourth AND gate logic circuit is connected with the other input end of the fifth AND gate logic circuit, the output end of the fifth AND gate logic circuit is connected with the other input end of the sixth AND gate logic circuit, and the output end of the sixth AND gate logic circuit is an intermediate output end R2. Intermediate output R2The resulting output signal R2From an input signal S1、S2、S3、S4、S5And S6And (4) compounding. Input terminal S3-S6The input signal respectively obtains an output result Q through a second NOT gate logic circuit, a third NOT gate logic circuit, a fourth NOT gate logic circuit and a fifth NOT gate logic circuit5、Q6、Q7、Q8Output result Q5、Q6The AND operation is carried out by a third AND gate logic circuit to obtain an output result Q9Output result Q7、Q8The fourth AND gate logic circuit performs AND operation to obtain an output result Q10Output result Q9And Q10The fifth AND gate logic circuit performs AND operation to obtain an output result Q11Input terminal S1And S2The input signal obtains an output result Q through a first OR gate logic circuit12Output result Q11And output result Q12The intermediate output result R is obtained after the AND operation is carried out by a sixth AND gate logic circuit2. The first OR gate logic circuit comprises a memristor M1And M2Input terminal S1Through a buffer U1AAND memristor M1Is connected to the negative pole of the input terminal S2Through a buffer U2AAND memristor M2Is connected with the negative pole of the memristor M1And M2The positive electrode of the buffer U is connected with the buffer U7AConnected, the second NOT gate logic circuit includes an operational amplifier A1Input terminal S3By means of dampingDevice U3AAnd operational amplifier a1Are connected to the inverting input terminal of an operational amplifier A1The non-inverting input end of the buffer is connected with the anode of the 1V direct current power supply, and the output end of the buffer is connected with the buffer U13AConnected to, buffer U13AIs an intermediate output terminal X2The third NOT gate logic circuit comprises an operational amplifier A2Input terminal S4Through a buffer U4AAnd operational amplifier a2Are connected to the inverting input terminal of an operational amplifier A2The non-inverting input end of the buffer is connected with the anode of the 1V direct current power supply, and the output end of the buffer is connected with the buffer U14AThe cathode of the 1V direct current power supply is grounded. The fourth NOT gate logic circuit comprises an operational amplifier A3Input terminal S5Through a buffer U5AAnd operational amplifier a3Are connected to the inverting input terminal of an operational amplifier A3The non-inverting input end of the buffer is connected with the anode of the 1V direct current power supply, and the output end of the buffer is connected with the buffer U15AConnected to, buffer U15AIs an intermediate output terminal X3. The fifth NOT gate logic circuit comprises an operational amplifier A4Input terminal S6Through a buffer U6AAnd operational amplifier a4Are connected to the inverting input terminal of an operational amplifier A4The non-inverting input end of the buffer is connected with the anode of the direct current power supply, and the output end of the buffer is connected with the buffer U16AAre connected. The third AND gate logic circuit comprises a memristor M11And M12Buffer U13AAnd a buffer U14ARespectively and memristor M11And M12Is connected with the anode of the memristor M11And M12Is connected with the buffer U17AAre connected. The fourth AND gate logic circuit comprises a memristor M13And M14Buffer U15AAnd a buffer U16ARespectively and memristor M13And M14Is connected with the anode of the memristor M13And M14Is connected with the buffer U after being connected in series18AConnecting; the fifth AND gate logic circuit comprises a memristor M15And M16Buffer U17AAnd a buffer U18ARespectively and memory resistanceMachine M15And M16Is connected with the anode of the memristor M15And M16After being connected with the negative pole of the buffer U19AConnected, the sixth AND gate logic circuit includes a memristor M17And M18Buffer U7AAnd a buffer U19ARespectively and memristor M17And M18Is connected with the anode of the memristor M17And M18After being connected in series, the negative poles of the two-stage converter are connected with the buffer U20AConnected to, buffer U20AIs an intermediate output R2。
As shown in fig. 4, the third channel circuit includes a seventh and gate logic circuit, an eighth and gate logic circuit, a ninth and gate logic circuit, and a tenth and gate logic circuit, where the input terminal S is connected to the first channel circuit and the second channel circuit, and the third channel circuit includes a seventh and gate logic circuit, an eighth and gate logic circuit, a ninth and gate logic circuit, and a tenth and1and S2The output ends of the seventh AND gate logic circuit and the eighth AND gate logic circuit are respectively connected with two input ends of the ninth AND gate logic circuit, the output ends of the ninth AND gate logic circuit and the first AND gate logic circuit are respectively connected with two input ends of the tenth AND gate logic circuit, and the output end of the tenth AND gate logic circuit is an intermediate output port R3. Input terminal S3And S6Respectively carrying out negation operation through a second NOT gate logic circuit and a fifth NOT gate logic circuit to obtain an output result Q5And Q7Output result Q5And Q7An output result Q is obtained after the AND operation of the eighth AND gate logic circuit13Input terminal S1And S2The output result obtained after the input signal is subjected to AND operation by the seventh AND gate logic circuit is Q14Output result Q13And Q14Obtaining an output result Q after the AND operation of a ninth AND gate logic circuit15Output result Q15And the output result Q of the first AND logic circuit1Obtaining an output result R after the AND operation of a tenth AND gate logic circuit3. Output result R of the third channel circuit3From an input signal S1、S2、S3、S4、S5And S6And (4) compounding.
The seventh AND gate logic circuit comprises a memristor M23And M24Input terminal S1Through a buffer U1AAND memristor M23Is connected to the positive pole of the input terminal S2Through a buffer U2AAnd M24Is connected with the anode of the memristor M23And M24After being connected with the cathode, the cathode is connected with a buffer U9AConnecting; the eight-AND logic circuit comprises a memristor M25And M26Memristor M25And M26Respectively with the positive pole of the buffer U of the second NOT gate logic circuit13AAnd a buffer U of a fifth not gate logic circuit16AIs connected to the output terminal of the memory resistor M25And an intermediate output terminal X2Connected, memristor M26And an intermediate output terminal X3Connected, memristor M25And M26Are connected in series with the cathode and are all connected with the buffer U24AConnecting; the ninth AND gate logic circuit comprises a memristor M27And M28Memristor M27And M28Respectively with the positive electrode of the buffer U24AAnd a buffer U23AConnected, memristor M27And M28Are connected in series with the cathode and are all connected with the buffer U25AConnecting; the tenth AND gate logic circuit comprises a memristor M29And M30Memristor M29And M30Respectively with the positive pole of the first AND logic circuit23AAnd a buffer U25AIs connected to the output terminal of the memory resistor M29Positive pole and intermediate output terminal X1Connected, memristor M30Positive electrode and buffer U25AConnected, memristor M29And M30Are connected in series with the cathode and are all connected with the buffer U26AConnected to, buffer U26AThe output end of (2) is an intermediate output port R3。
As shown in FIG. 5, the fourth channel circuit includes a fourth OR gate logic circuit, a fifth OR gate logic circuit and a sixth OR gate logic circuit, and an intermediate outputPort R1And R2Are respectively connected with two input ends of a fourth OR gate logic circuit, and the output end and the input end S of the fourth OR gate logic circuit6The first output end of the first OR gate logic circuit is connected with the first input end of the first logic circuit; output terminal of fifth OR gate logic circuit and intermediate output port R3Connected with two input ends of a sixth OR gate logic circuit respectively, the output end of the sixth OR gate logic circuit is an output end Y1(ii) a Output result R1And R2The fourth OR gate logic circuit performs OR operation to obtain an output result Q16Output result Q16And an input terminal S6Input signal S6The output result Q is obtained by the OR operation of a fifth OR gate logic circuit17Output result Q17And outputting the result R1Is OR-operated by a sixth OR gate logic circuit to obtain an output result Y1. Output signal Y of fourth channel circuit1From the signal R1、R2、S3And S6And (4) compounding.
The fourth OR gate logic circuit comprises a memristor M19And M20Memristor M19And M20Respectively with the middle output port R1And R2Connected, memristor M19And M20Are connected in series with the positive electrode of the buffer U21AConnected, the fifth OR gate logic circuit includes a memristor M21And M22Memristor M21And M22Respectively with the input terminal S6And a buffer U21AConnected, memristor M21Negative pole and input terminal S6Connected, memristor M22Negative pole and buffer U21AConnected, memristor M21And M22Are connected in series with the positive electrode of the buffer U22AConnected, a sixth OR gate logic circuit including a memristor M31And M32Memristor M31And M22Respectively connected with the buffer U22AAnd an intermediate output port R3Connected, memristor M31Negative pole and buffer U22AConnected, memristor M22Of the negative electrodeAnd an intermediate output port R3Connected, memristor M31And M32The positive electrodes are connected in series with the buffer U27AConnected to, buffer U27AIs the output terminal Y1。
As shown in FIG. 6, the fifth channel circuit includes a second OR gate logic circuit and a seventh OR gate logic circuit, two input terminals of the seventh OR gate logic circuit are respectively connected with the output terminal and the input terminal S of the second OR gate logic circuit6Connected, the output end of the seventh OR gate logic circuit is an output end Y2(ii) a Output result Q of the second OR gate logic circuit2And input terminal S6Is input signal S6Obtaining an output result Y through the OR operation of a seventh OR gate logic circuit2. Output result Y of the fifth channel circuit2From signal S4、S5And S6And (4) compounding. The seventh OR gate logic circuit comprises a memristor M33And M34Memristor M33And M34Respectively with the input terminal S6And a buffer U at the output of the second OR-gate logic circuit17AConnected, memristor M33Negative pole and input terminal S6Connected, memristor M34And the negative pole of the second or gate logic circuit17AConnected, memristor M33And M34Is connected with the buffer U after being connected with the positive pole19AConnected to, buffer U19AIs the output terminal Y2。
Examples illustrate that:
1) when inputting signal S6S5S4S3S2S1Has a binary number of 011011, expressed in decimal notation, of 27, in the first channel circuit, when S is3＝0、S4＝1、S5When 1, input signal S4And S5The AND operation is firstly carried out through a first AND gate logic circuit, and the output result is Q1I.e. Q1＝[(S4＝1)∧(S5＝1)]＝1，S4And S5The output result is Q after the OR operation is performed by the second OR gate logic circuit2I.e. Q2＝[(S4＝1)∨(S5＝1)]＝1，Q2In the process of passing through an operational amplifier A5Performing negation operation to output a result of Q3I.e. by
2) When inputting signal S6S5S4S3S2S1001000, and 8 in decimal notation, in the first channel circuit when S is3＝0、S4＝1、S5When equal to 0, S4And S5The AND operation is firstly carried out through a first AND gate logic circuit, and the output result is Q1I.e. Q1＝[(S4＝1)∧(S5＝0)]＝0，S4And S5The output result is Q after the OR operation is performed by the second OR gate logic circuit2I.e. Q2＝[(S4＝1)∨(S5＝0)]＝1，Q2In the process of passing through an operational amplifier A5Performing negation operation to output a result of Q3I.e. by
3) When inputting signal S6S5S4S3S2S1000001, and 1 in decimal notation, in the first channel circuit when S is3＝0、S4＝0、S5When equal to 0, S4And S5The AND operation is firstly carried out through a first AND gate logic circuit, and the output result is Q1I.e. Q1＝[(S4＝0)∧(S5＝0)]＝0，S4And S5The output result is Q after the OR operation is performed by the second OR gate logic circuit2I.e. Q2＝[(S4＝0)∨(S5＝0)]＝0，Q2In the process of passing through an operational amplifier A5Performing negation operation to output a result of Q3I.e. by
4) When S is6S5S4S3S2S1000000 and 0 in decimal notation, in the first channel circuit, when S is3＝0、S4＝0、S5When equal to 0, S4And S5The AND operation is firstly carried out through a first AND gate logic circuit, and the output result is Q1I.e. Q1＝[(S4＝0)∧(S5＝0)]＝0，S4And S5The output result is Q after the OR operation is performed by the second OR gate logic circuit2I.e. Q2＝[(S4＝0)∨(S5＝0)]＝0，Q2In the process of passing through an operational amplifier A5Performing negation operation to output a result of Q3I.e. byQ1And Q3The output result is Q after the OR operation is carried out through a third OR gate logic circuit4I.e. Q4＝[(Q1＝0)∨(Q3＝1)]＝1，S3And Q4The AND operation is carried out through a second AND gate logic circuit, and the output result is R1I.e. R1＝[(Q4＝1)∧(S3＝0)]0; in the second channel circuit, when S1＝0、S2＝0、S3＝0、S4＝0、S5＝0、S6＝0，S3、S4、S5And S6Respectively pass through operational amplifiers A1、A2、A3And A4Performing negation operation to obtain the result of Q5、Q6、Q7And Q8I.e. by
When inputting signal S6S5S4S3S2S1When inputting other than the above four cases, the signal Y is outputted2Y1The results of (a) were the same as the last, such as 1 to 5 seconds, 7 to 8 seconds, and 9 to 10 seconds in fig. 7. And observing the final simulation result according to the decimal numbers corresponding to the binary input signal and the binary output signal respectively, if the input-output relationship of the decimal numbers corresponds to the calculation rule of the cubic root logical operation, performing the cubic root logical operation on the input signal, and otherwise, not realizing the cubic root logical operation.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like that fall within the spirit and principle of the present invention are intended to be included therein.
- 上一篇：一种医用注射器针头装配设备
- 下一篇：一种高频驱动系统