阅读说明：本技术 可重构智能控制器 (Reconfigurable intelligent controller ) 是由 许丰 王新军 于 2019-11-27 设计创作，主要内容包括：本发明公开了一种可重构智能控制器,由多核控制器、可重构控制单元、运算单元阵列、存储器和输入/输出接口组成,运行时多核控制器负责任务与数据调度,将应用程序通过任务划分、代码变换、任务调度及映射过程,将应用程序编译成可重构控制单元的控制码和运算单元阵列的配置信息,使得可重构控制单元通过配置流来动态改变运算单元阵列的功能,然后通过数据流来驱动运算单元阵列进行计算,最终将计算结果返回给多核控制器。可重构智能控制器是一种由配置流和数据流来共同驱动的计算方式,对计算密集型任务具有很好的处理性能。是取代传统CPU指令流的下一代人工智能计算与存储的核心架构。(The invention discloses a reconfigurable intelligent controller, which consists of a multi-core controller, a reconfigurable control unit, an operation unit array, a memory and an input/output interface, wherein the multi-core controller is responsible for task and data scheduling during operation, an application program is compiled into control codes of the reconfigurable control unit and configuration information of the operation unit array through task division, code conversion, task scheduling and mapping processes, so that the reconfigurable control unit dynamically changes the function of the operation unit array through configuration flow, then the operation unit array is driven to calculate through data flow, and finally a calculation result is returned to the multi-core controller. The reconfigurable intelligent controller is a computing mode driven by a configuration flow and a data flow together, and has good processing performance on compute-intensive tasks. The core architecture replaces the next generation artificial intelligence computation and storage of the traditional CPU instruction stream.)

1. A reconfigurable intelligent controller is characterized by comprising a main controller, an encryption coprocessor, a reconfigurable control unit, an operation unit array, a memory and an input/output interface, wherein the main controller is responsible for task and data scheduling during operation, and compiles an application program into control codes which can be recognized by the reconfigurable control unit and configuration flow information which can be used by the operation unit array through task division, code conversion, task scheduling and mapping processes, so that the reconfigurable control unit dynamically changes the functions of the operation unit array through configuration flow, then drives the operation unit array to calculate through data flow, and finally returns a calculation result to the main controller; the encryption coprocessor is responsible for relevant key processing and basic encryption and decryption operation of data, and more complex encryption and decryption operation can be dynamically realized through a reconfigurable control unit and an operation unit array.

2. The reconfigurable intelligent controller of claim 1, wherein the main controller is capable of encrypting and storing commonly used specific configuration flow information into a template library, and directly calling the template library to perform configuration of reconfigurable operation when necessary.

3. The reconfigurable intelligent controller according to claim 2, wherein the arithmetic unit array inherits therein a basic unit including a plurality of basic arithmetic operation units and logical operation units, the basic unit being composed of an arithmetic logic unit ALU, a plurality of multiplexers MUX, and input/output registers; the basic arithmetic unit includes but is not limited to an adder and a multiplier; the logic operation unit includes, but is not limited to, and, or, not logic gates.

4. A reconfigurable intelligent controller according to claim 3, wherein the configuration flow is static configuration, the control logic is simple, the parallel processing performance is high, and the flexibility is relatively small.

5. The reconfigurable intelligent controller of claim 4, wherein the configuration flow employs a static plus dynamic configuration mode, a part of parallel base units employ a static configuration mode, and a more complex and deep configuration employs a dynamic configuration mode, and the dynamic configuration has high flexibility, complex control logic, and high requirement for control unit scheduling capability.

6. The reconfigurable intelligent controller according to claim 5, wherein the topology and routing strategy of the arithmetic element array are controlled by an additional control unit, so that simple basic interconnection can be selected, the communication cost is low, complex complete interconnection can be selected, and the arithmetic complexity is high; therefore, the coupling degree of the arithmetic unit array and the control unit is controlled by the auxiliary additional control unit, and the flexibility of the configuration mode is guaranteed.

7. The reconfigurable intelligent controller according to claim 6, wherein the memory adopts an on-chip distributed storage structure, and can perform parallel data storage, transmission and exchange; the on-chip distributed storage structure consists of a storage subsystem, an arithmetic unit array interface and a storage unit access mechanism, and can also support auxiliary data scrambling and descrambling processing.

8. The reconfigurable intelligent controller according to claim 7, wherein the control unit is further capable of compressing configuration information of a plurality of subtasks, eliminating redundancy of the configuration information, compressing the volume of the configuration information, and improving the computing performance of the reconfigurable computing processor.

9. The reconfigurable intelligent controller of claim 8, wherein the control unit eliminates redundancy in the configuration information by reducing configuration information volume using a data compression method by analyzing statistical correlation in the bit rate of the redundant information; on the other hand, the generation of configuration information is reduced by directly analyzing the correlation of the subtask data flow graph.

10. The reconfigurable intelligent controller according to any one of claims 1 to 9, wherein the main controller is a main control chip unit for controlling the storage particles, and has a multi-channel FLASH storage unit processing function and a DDR cache control function.

Technical Field

The invention relates to an enhanced intelligent master control supporting reconfigurable computing, which enhances the dynamic change capability of hardware and supports parallel computing through the reconfigurable computing.

Background

The common CPU serial execution instruction has many defects in the aspect of parallel computation, and the hardware unit can be configured into a computation array at any time according to the parallel computation requirement by replacing an instruction operation mode with configuration through reconfigurable computation, so that various intelligent computation requirements are met. The intelligent acceleration brand-new experience is brought, a new mode of a next generation intelligent computing architecture is started, and the intelligent storage and intelligent acceleration computing capability is improved.

Disclosure of Invention

The invention discloses a reconfigurable intelligent controller which is characterized by consisting of a main controller, an encryption coprocessor, a reconfigurable control unit, an arithmetic unit array, a memory and an input/output interface, wherein the main controller is responsible for task and data scheduling during operation, and compiles an application program into control codes which can be identified by the reconfigurable control unit and configuration flow information which can be used by the arithmetic unit array through task division, code conversion, task scheduling and mapping processes, so that the reconfigurable control unit dynamically changes the functions of the arithmetic unit array through configuration flow, then drives the arithmetic unit array to calculate through data flow, and finally returns a calculation result to the main controller; the encryption coprocessor is responsible for relevant key processing and basic encryption and decryption operation of data, and more complex encryption and decryption operation can be dynamically realized through a reconfigurable control unit and an operation unit array.

The reconfigurable intelligent controller is characterized in that the main controller can encrypt and store common specific configuration flow information into a template library, and directly call the template library to perform configuration of reconfigurable operation when needed.

The reconfigurable intelligent controller is characterized in that a basic unit comprising a plurality of basic arithmetic operation units and logic operation units is inherited in the operation unit array, and the basic unit consists of an arithmetic logic unit ALU, a plurality of multiplexers MUX and an input/output register; the basic arithmetic unit includes but is not limited to an adder and a multiplier; the logic operation unit includes, but is not limited to, and, or, not logic gates.

The reconfigurable intelligent controller is characterized in that the configuration flow adopts a static configuration mode, the control logic is simple, the parallel processing performance is high, and the flexibility is relatively small.

The reconfigurable intelligent controller is characterized in that the configuration flow adopts a static and dynamic configuration mode, a part of parallel basic units adopt a static configuration mode, a more complex and deep configuration adopts a dynamic configuration mode, the dynamic configuration flexibility is high, the control logic is complex, and the requirement on the scheduling capability of the control unit is high.

The reconfigurable intelligent controller is characterized in that the topological structure and the routing strategy of the arithmetic unit array are controlled by an additional control unit, so that simple and direct basic interconnection can be selected, the communication cost is low, complex complete interconnection can be selected, and the arithmetic complexity is high; therefore, the coupling degree of the arithmetic unit array and the control unit is controlled by the auxiliary additional control unit, and the flexibility of the configuration mode is guaranteed.

The reconfigurable intelligent controller is characterized in that the memory adopts an on-chip distributed storage structure and can store, transmit and exchange parallel data; the on-chip distributed storage structure consists of a storage subsystem, an arithmetic unit array interface and a storage unit access mechanism, and can also support auxiliary data scrambling and descrambling processing.

The reconfigurable intelligent controller is characterized in that the control unit can also compress configuration information of a plurality of subtasks, eliminate redundancy of the configuration information, compress the volume of the configuration information and improve the calculation performance of the reconfigurable calculation processor.

The reconfigurable intelligent controller is characterized in that the method for eliminating the redundancy in the configuration information by the control unit is to reduce the volume of the configuration information by a data compression method through analyzing the statistical correlation in the bit rate of the redundancy information; on the other hand, the generation of configuration information is reduced by directly analyzing the correlation of the subtask data flow graph.

The reconfigurable intelligent controller is characterized in that the main controller is a main control chip unit for controlling the storage particles, and has a multi-channel FLASH storage unit processing function and a DDR cache control function.

Detailed Description

The reconfigurable intelligent controller is characterized in that the main controller adopts an optimized RISC multi-core large-core processor, one of the RISC multi-core large-core processors is used as a security coprocessor, the hardware acceleration module adopts a multi-core simplified RISC small-core processor, the large-core processor is used for scheduling, an operation unit array which is reconstructed by configuration flow and designed by scrambling data lines is used as a hardware calculation module, and the reconfigurable intelligent controller is provided with a clock detection circuit, a high-performance encryption engine which accords with international and national cryptographic standards and a one-way counter for resisting attack are used for carrying out full disk verification and preventing write back of historical storage images. The multi-core controller is responsible for task and data scheduling during operation, an application program is compiled into control codes of the reconfigurable control unit and configuration information of the operation unit array through task division, code conversion, task scheduling and mapping processes, so that the reconfigurable control unit dynamically changes the functions of the operation unit array through configuration flow, then the operation unit array is driven to calculate through data flow, and finally a calculation result is returned to the multi-core controller. The reconfigurable intelligent controller is a computing mode driven by a configuration flow and a data flow together, and has good processing performance on compute-intensive tasks. The core architecture replaces the next generation artificial intelligence computation and storage of the traditional CPU instruction stream.