阅读说明：本技术 双路径脉宽调制系统的校准 (Calibration of dual path pulse width modulation system ) 是由 特贾斯维·达斯 艾伦·马克·莫顿 赵欣 朱磊 费晓凡 约翰·G·加博里欧 约翰·L·梅兰 于 2018-10-03 设计创作，主要内容包括：一种系统可以包括：数字脉宽调制器子系统；第一路径,其耦合至数字脉宽调制器子系统的输出并且被配置为驱动开环驱动级；第二路径,其耦合至数字脉宽调制器子系统的输出并且被配置为驱动闭环模拟脉宽调制器；基于信号的一个或多个特性在第一路径与第二路径之间选择以用于处理信号的控制器；以及校准系统,其被配置为校准第一路径的第一增益和第二路径的第二增益中的至少一个,以便在第一路径与第二路径之间切换选择或相反时,第一增益和第二增益至少大致相等,从而使由于切换而产生的伪影最小化。(A system may include: a digital pulse width modulator subsystem; a first path coupled to an output of the digital pulse width modulator subsystem and configured to drive an open loop driver stage; a second path coupled to an output of the digital pulse width modulator subsystem and configured to drive a closed-loop analog pulse width modulator; a controller to select between a first path and a second path for processing a signal based on one or more characteristics of the signal; and a calibration system configured to calibrate at least one of a first gain of the first path and a second gain of the second path such that when switching between the first path and the second path or vice versa, the first gain and the second gain are at least approximately equal, thereby minimizing artifacts due to the switching.)

1. A system comprising:

a digital pulse width modulator subsystem;

a first path coupled to an output of the digital pulse width modulator subsystem and configured to drive an open loop drive stage;

a second path coupled to an output of the digital pulse width modulator subsystem and configured to drive a closed loop analog pulse width modulator, wherein one of the first path and the second path is selected to process a signal based on one or more characteristics of the signal; and is

Wherein a first gain of the first path and a second gain of the second path are approximately equal when switching between the first path and the second path or vice versa in order to minimize artifacts due to switching.

2. The system of claim 1, wherein the digital pulse width modulator subsystem comprises:

a first digital pulse width modulator configured to drive the first path; and

a second digital pulse width modulator configured to drive the second path.

3. The system of claim 1, wherein the digital pulse width modulator subsystem comprises a single pulse width modulator that drives both the first path and the second path.

4. The system of claim 1, further comprising a calibration subsystem configured to detect the first gain in an analog domain.

5. The system of claim 4, wherein the calibration subsystem is further configured to detect a gain of the first path using an integrator of the closed-loop analog pulse width modulator.

6. The system of claim 4, wherein the calibration subsystem is further configured to detect the second gain in an analog domain.

7. The system of claim 6, wherein the calibration subsystem is further configured to calibrate either the first gain, the second gain, or both the first gain and the second gain in an analog domain.

8. The system of claim 6, wherein the calibration subsystem is further configured to calibrate either the first gain, the second gain, or both the first gain and the second gain in a digital domain.

9. The system of claim 1, further comprising a calibration subsystem configured to detect at least one of the first gain and the second gain in a digital domain using an analog-to-digital converter.

10. The system of claim 9, wherein the calibration subsystem calibrates either the first gain, the second gain, or both the first gain and the second gain in a digital domain.

11. The system of claim 1, further comprising a calibration subsystem configured to calibrate at least one of the first gain and the second gain during product testing of the system.

12. The system of claim 1, further comprising a calibration subsystem configured to calibrate at least one of the first gain and the second gain in real-time while an audio component of an input signal is being played back to the transducer.

13. The system of claim 12, wherein the calibration subsystem is configured to detect an output of the first path when the first path is active in order to calibrate at least one of the first gain and the second gain.

14. The system of claim 12, wherein the calibration subsystem is configured to perform calibration in a series of steps to minimize user perceptible audio artifacts when an audio component of the input signal is being played back to the transducer.

15. The system of claim 14, wherein the calibration subsystem is further configured to transition between successive steps in a series of steps at one of a zero crossing of the input signal and a zero crossing of a pulse width modulated signal derived from the input signal within the system.

16. The system of claim 1, further comprising a calibration subsystem configured to:

receiving a temperature signal indicative of a temperature of the system; and is

Calibrating at least one of the first gain and the second gain by applying a correction factor to one of the first gain and the second gain based on temperature.

17. The system of claim 1, further comprising a calibration subsystem capable of performing calibration on an intermittent basis.

18. The system of claim 17, wherein the calibration subsystem is further configured to:

receiving a temperature signal indicative of a temperature of the system; and is

Initiate calibration of at least one of the first gain and the second gain in response to a change in temperature.

19. The system of claim 1, further comprising a calibration subsystem configured to initiate calibration of at least one of the first gain and the second gain only when the input signal exceeds a threshold magnitude.

20. The system of claim 19, wherein the calibration subsystem is further configured to abort calibration of at least one of the first gain and the second gain if the input signal falls below the threshold magnitude during calibration.

21. The system of claim 1, further comprising a calibration subsystem configured to initiate calibration of at least one of the first gain and the second gain only when the first path is selected.

22. The system of claim 21, wherein the calibration subsystem is further configured to abort calibration of at least one of the first gain and the second gain if the second path is selected at any time during calibration.

23. A method comprising, in a system comprising a digital pulse width modulator subsystem, a first path coupled to an output of the digital pulse width modulator subsystem and configured to drive an open loop drive stage, a second path coupled to an output of the digital pulse width modulator subsystem and configured to drive a closed loop analog pulse width modulator, wherein a selected one of the first path and the second path is selected to process a signal based on one or more characteristics of the signal:

causing a first gain of the first path and a second gain of the second path to be approximately equal when switching between the first path and the second path or vice versa, thereby minimizing artifacts due to switching.

24. The method of claim 23, wherein the digital pulse width modulator subsystem comprises:

a first digital pulse width modulator configured to drive the first path; and

a second digital pulse width modulator configured to drive the second path.

25. The method of claim 23, wherein the digital pulse width modulator subsystem comprises a single pulse width modulator that drives both the first path and the second path.

26. The method of claim 23, further comprising detecting the first gain in an analog domain.

27. The method of claim 26, further comprising detecting a gain of the first path using an integrator of the closed-loop analog pulse width modulator.

28. The method of claim 26, further comprising detecting the second gain in an analog domain.

29. The method of claim 28, further comprising calibrating at least one of the first gain and the second gain in an analog domain.

30. The method of claim 28, further comprising calibrating at least one of the first gain and the second gain in the digital domain.

31. The method of claim 23, further comprising detecting at least one of the first gain and the second gain in a digital domain using an analog-to-digital converter.

32. The method of claim 31, further comprising calibrating at least one of the first gain and the second gain in the digital domain.

33. The method of claim 23, further comprising calibrating at least one of the first gain and the second gain during product testing of the system.

34. The method of claim 23, further comprising calibrating at least one of the first gain and the second gain in real-time while an audio component of an input signal is being played back to a transducer.

35. The method of claim 34, further comprising detecting an output of the first path when the first path is active in order to calibrate at least one of the first gain and the second gain.

36. The method of claim 34, further comprising calibrating at least one of the first gain and the second gain in a series of steps to minimize user perceptible audio artifacts when an audio component of the input signal is being played back to a transducer.

37. The method of claim 36, further comprising switching between successive steps in the series of steps at one of a zero crossing of the input signal and a zero crossing of a pulse width modulated signal derived from the input signal within the system.

38. The method of claim 23, further comprising:

receiving a temperature signal indicative of a temperature of the system; and is

Calibrating at least one of the first gain and the second gain by applying a correction factor to one of the first gain and the second gain based on temperature.

39. The method of claim 23, further comprising performing calibration at intermittent periods.

40. The method of claim 39, further comprising:

receiving a temperature signal indicative of a temperature of the system; and is

Initiate calibration of at least one of the first gain and the second gain in response to a change in temperature.

41. The method of claim 23, further comprising enabling calibration of at least one of the first gain and the second gain only when the input signal exceeds a threshold magnitude.

42. The method of claim 41, further comprising discontinuing calibration of at least one of the first gain and the second gain if the input signal falls below the threshold magnitude during calibration.

43. The method of claim 23, further comprising initiating calibration of at least one of the first gain and the second gain only when the first path is selected.

44. The method of claim 43, further comprising aborting calibration of at least one of the first gain and the second gain if the second path is selected at any time during calibration.

45. The method of claim 23, further comprising calibrating at least one of a first gain of the first path and a second gain of the second path such that the first gain and the second gain are at least approximately equal when switching between or otherwise reversing the selection between the first path and the second path.

46. The system of claim 1, further comprising a calibration subsystem configured to calibrate at least one of a first gain of the first path and a second gain of the second path such that the first gain and the second gain are equal when switching between or otherwise reversing the selection between the first path and the second path.

47. The system of claim 1, further comprising a multiplexer configured to select one between the first path and the second path to process a signal based on one or more characteristics of the signal.

Technical Field

The present disclosure relates generally to circuits for audio or haptic devices, including but not limited to personal audio devices (such as wireless telephones and media players) or devices that include haptic modules.

Background

Personal audio devices, including wireless telephones (such as mobile/cellular telephones), cordless telephones, mp3 players, and other user audio devices, are widely used. Such personal audio devices may include circuitry for driving a pair of headphones or one or more speakers. Such circuits typically include a power amplifier for driving an audio output signal to a headphone or speaker. In general, a power amplifier amplifies an audio signal by taking energy from a power source and controls an audio output signal to match the shape of an input signal but to have a larger amplitude.

An example of an audio amplifier is a class D amplifier. Class D amplifiers (also referred to as "switching amplifiers") may include electronic amplifiers in which the amplifying devices (e.g., transistors, typically metal oxide semiconductor field effect transistors) operate as electronic switches. In a class D amplifier, a signal to be amplified may be converted to a series of pulses by pulse width modulation, pulse density modulation, or another modulation method such that the signal is converted to a modulated signal, where the pulse characteristics (e.g., pulse width, pulse density, etc.) of the modulated signal are a function of the signal magnitude. After amplification with a class D amplifier, the output pulse train may be converted to an unmodulated analog signal by passing through a passive low pass filter, where such a low pass filter may be built into the class D amplifier or a load driven by the class D amplifier. Class D amplifiers are commonly used due to the fact that they can be more power efficient than linear analog amplifiers (because they can dissipate less power when heated in active devices than linear analog amplifiers).

Typically, the closed loop PWM amplifier is selected to provide an accurate load voltage with a desired Total Harmonic Distortion (THD) and supply voltage rejection ratio (PSRR). Closed loop PWM amplifiers typically employ an analog voltage input and a sensed feedback voltage signal that is fed through a closed loop analog PWM modulator to drive the voltage across the speaker load.

However, the option of using a single PWM amplifier circuit to drive the load, alternatively in either an open loop or a closed loop depending on the particular application, may be desirable. When using such a single PWM amplifier circuit, perceptible audio artifacts may occur when switching between open-loop and closed-loop operation, and thus, it may be desirable to reduce or eliminate such audio artifacts.

Disclosure of Invention

In accordance with the teachings of the present disclosure, one or more disadvantages or problems associated with previous approaches to processing signals using amplifiers may be reduced or eliminated.

According to an embodiment of the present disclosure, a system may include: a digital pulse width modulator subsystem, a first path coupled to an output of the digital pulse width modulator subsystem and configured to drive an open loop driver stage, a second path coupled to an output of the digital pulse width modulator subsystem and configured to drive a closed loop analog pulse width modulator, wherein one of the first path and the second path is selected to process a signal based on one or more characteristics of the signal, and a calibration system configured to calibrate at least one of a first gain of the first path and a second gain of the second path such that when the selection is switched or reversed between the first path and the second path, the first gain and the second gain are at least approximately equal, thereby minimizing artifacts due to the switching.

In accordance with these and other embodiments of the present disclosure, a method may be provided for use in a system including a digital pulse width modulator subsystem, a first path coupled to an output of the digital pulse width modulator subsystem and configured to drive an open loop drive stage, and a second path coupled to an output of the digital pulse width modulator subsystem and configured to drive a closed loop analog pulse width modulator, wherein one of the first path and the second path is selected to process a signal based on one or more characteristics of the signal. The method may include calibrating at least one of a first gain of the first path and a second gain of the second path such that when switching between the first path and the second path or vice versa, the first gain and the second gain are at least approximately equal, thereby minimizing artifacts due to the switching.

The technical advantages of the present disclosure may be readily apparent to one skilled in the art from the figures, descriptions, and claims included herein. The objects and advantages of the embodiments will be realized and attained by at least the elements, features, and combinations particularly pointed out in the claims.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the claims as set forth in this disclosure.

Drawings

A more complete understanding of the present embodiments and advantages thereof may be acquired by referring to the following description taken in conjunction with the accompanying drawings, in which like reference numbers indicate like features, and wherein:

FIG. 1 is an illustration of an example personal audio device in accordance with an embodiment of the present disclosure;

FIG. 2 is a block diagram of selected components of an example audio integrated circuit of a personal audio device, according to an embodiment of the present disclosure;

FIG. 3 is a block diagram of selected components of an example pulse width modulated amplifier, according to an embodiment of the present disclosure;

fig. 4 is a block diagram of selected components of an example reconfigurable PWM modulator (including components used to calibrate path gain) according to an embodiment of the present disclosure;

fig. 5 is a block diagram of selected components of another example reconfigurable PWM modulator (including components used to calibrate path gain) according to an embodiment of the present disclosure; and

fig. 6 is a block diagram of selected components of another example reconfigurable PWM modulator, including components for calibrating path gain, according to an embodiment of the present disclosure.

Detailed Description

Fig. 1 is an illustration of an example personal audio device 1 according to an embodiment of the present disclosure, fig. 1 depicts a personal audio device 1 coupled to an earpiece 3 in the form of a pair of earbud speakers 8A and 8B, the earpiece 3 depicted in fig. 1 is merely an example, and it should be understood that the personal audio device 1 may be used to connect with a variety of audio transducers, including but not limited to headphones, earpieces, in-ear headphones, external speakers, a plug 4 may be used to provide connection of the earpiece 3 to electrical terminals of the personal audio device 1, the personal audio device 1 may provide a display to a user and receive user input using a touch screen 2, or a standard liquid crystal display (L CD) may be provided on a surface and/or side of the personal audio device 1 in combination with various buttons, sliders, and/or knobs, as also shown in fig. 1, the personal audio device 1 may include an audio Integrated Circuit (IC)9 for generating analog audio signals for transmission to the earpiece 3 and/or another audio transducer (e.g., a speaker).

FIG. 2 is an embodiment according to the present disclosureA block diagram of selected components of an example audio IC 9 of the personal audio device of the embodiment. In some embodiments, the example audio IC 9 may be used to implement the audio IC 9 of fig. 1. As shown IN FIG. 2, a microcontroller core 18 (e.g., a digital signal processor or "DSP") may provide a digital audio input signal DIG _ IN to a digital-to-analog converter (DAC)14, which may convert the digital audio input signal to an analog input signal V_IN. DCA 14 may provide analog signal V_INTo an amplifier 16 which amplifies or attenuates the analogue input signal V_INTo provide an audio output signal V_OUTWhich may operate speakers, headphone transducers, line level signal outputs, and/or other suitable outputs.

Fig. 3 is a block diagram of selected components of an example pulse width modulated amplifier 22, in accordance with an embodiment of the present disclosure. In some embodiments, the example pulse width modulation amplifier 22 may be used to implement the amplifier 16 in fig. 2. As shown in fig. 3, an example pulse width modulated amplifier 22 may include a digital PWM modulator subsystem 24 and an analog PWM modulator 26, as well as a direct bypass function (direct bypass function) implemented with a multiplexer 28.

When the ANA L OG MODU L ATOR BYPASS control signal received by the multiplexer 28 is inactive, the reconfigurable PWM modulator 22 may be configured to operate in an analog closed-loop mode by using the analog PWM modulator 26_INMay be modulated by digital PWM modulator subsystem 24, analog PWM modulator 26 may receive its input from digital PWM modulator subsystem 24, and analog PWM modulator 26 may be utilized such that the output of analog PWM modulator 26, as received and driven by drive stage 34B, is driven as output signal V_OUT. The drive stage 34B may include a plurality of output switches configured to generate an output signal V from the modulated signal generated by the analog PWM modulator 26_OUT。

The reconfigurable PWM modulator 22 may also be configured to operate in a digital open loop mode by using the digital PWM modulator subsystem 24 when the ANA L OG MODU L ATOR BYPASS control signal received by the multiplexer 28 is activeWhere analog PWM modulator 26 and driver stage 34B driven by analog PWM modulator 26 may be bypassed by multiplexer 28 and digital PWM modulator subsystem 24 may be utilized such that input signal V_INIs modulated by digital PWM modulator subsystem 24, and the output of digital PWM modulator subsystem 24, as received and driven by open loop drive stage 34A, is driven as output signal V_OUT. Drive stage 34A may include a plurality of output switches configured to generate an output signal V from the modulated signal generated by digital PWM modulator subsystem 24_OUT。

Changing the reconfigurable PWM modulator 22 from the analog closed-loop mode and the digital open-loop mode (and vice versa) can select which of the driver stage 34A and the driver stage 34B drives the output signal V by using the multiplexer 28_OUTTo be implemented.

In some embodiments, control circuitry (not shown) may be used to control the multiplexer 28 to select the signal processing path for the reconfigurable PWM modulator 22. For example, the selection of such a multiplexer control signal may be based on the input signal V to the amplifier_INE.g. the magnitude, frequency, or input signal V_INOther characteristics of). Thus, the reconfigurable PWM modulator 22 may include a digital pulse width modulator subsystem (e.g., digital PWM modulator subsystem 24), a first path coupled to an output of the digital pulse width modulator subsystem and configured to drive an open-loop drive stage (e.g., drive stage 34A), and a second path coupled to an output of the digital pulse width modulator subsystem and configured to drive a closed-loop analog pulse width modulator (e.g., analog PWM modulator 26), wherein one of the first path and the second path is selected for processing a signal based on one or more characteristics of the signal.

Advantageously, the foregoing provides a system and method for implementing and using a system including a reconfigurable amplifier that is capable of switching between an analog closed-loop modulation amplifier or a digital open-loop modulation amplifier using minimal additional digital logic as compared to existing amplifier systems. However, the aforementioned systems may be susceptible to perceptible audio artifacts (such as "pop" and "click") unless steps are taken to reduce or avoid such artifacts. 4-6, the reconfigurable PWM modulator 22 may include a calibration subsystem configured to calibrate at least one of a first gain of the first path (the digital PWM modulator subsystem 24 and the open-loop path of the driver stage 34A) and a second gain of the second path (the analog PWM modulator 26d closed-loop path) so that the first and second gains are approximately equal when switching between the first and second paths or vice versa, thereby minimizing perceptible audio artifacts due to the switching.

Fig. 4 is a block diagram of selected components of an example reconfigurable PWM modulator 22A, in accordance with an embodiment of the present disclosure. In some embodiments, the example reconfigurable PWM modulator 22A may be used to implement the reconfigurable PWM modulator 22 in fig. 3. As shown in fig. 4, a single digital PWM modulator 24A may be used to implement digital PWM modulator subsystem 24, and analog PWM modulator 26 may include a first stage integrator 40, followed by one or more additional stage integrators 42, followed in turn by a quantizer 44 that may generate an analog PWM signal to drive stage 34B. A buffer 46 may be engaged between digital PWM modulator 24A and analog PWM modulator 26 to buffer the digital PWM signals generated by digital PWM modulator 24A for input to analog PWM modulator 26. Gain resistors 48 and 49 may also be used to define the gain of the analog PWM modulator 26.

As shown in fig. 4, the gain of the buffer 46, the gain resistor 48, and/or the gain resistor 49 may be variable. When capable of calibration, the first stage integrator 40 of the analog PWM modulator 26 may again be used as a combination of a filter and a comparator for detecting the gain of the open loop path including the driver stage 34A. Because one input to the comparator implemented using first stage integrator 40 is the digital signal generated by digital PWM modulator 24A (or in an alternative embodiment, the input signal to digital PWM modulator 24A), and the other input to the comparator implemented using first stage integrator 40 is the output of driver stage 34A, the output of first stage integrator 40 is indicative of the gain of the open loop path when calibration is possible. This detected gain may then be used to appropriately set the gain of the buffer 46, the resistance of the gain resistor 48, and/or the resistance of the gain resistor 49 in order to match the gain of the closed loop path including the analog PWM modulator 26 to the gain of the open loop path.

Fig. 5 is a block diagram of selected components of an example reconfigurable PWM modulator 22B, in accordance with an embodiment of the present disclosure. In some embodiments, the example reconfigurable PWM modulator 22B may be used to implement the reconfigurable PWM modulator 22 in fig. 3. As shown in fig. 5, the digital PWM modulation subsystem 24 of fig. 2 may be implemented using a first digital PWM modulator 24B and a second digital PWM modulator subsystem 24C. Digital PWM modulator 24B may drive open-loop drive stage 34A, while digital PWM modulator 24C may drive analog PWM modulator 26 via a buffer 46, which buffer 46 is configured to buffer the digital PWM signal generated by digital PWM modulator 24C for input to analog PWM modulator 26. Gain resistors 48 and 49 may also be used to define the gain of the analog PWM modulator 26.

As also shown in fig. 5, gain element 50 may be coupled between inputs to reconfigurable PWM modulator 22B and digital PWM modulator 24B, and gain element 52 may be coupled between inputs to reconfigurable PWM modulator 22B and digital PWM modulator 24C. Gain element 50 may apply a coarse gain setting to the open-loop path and gain element 52 may apply a smaller fine gain setting to the closed-loop path. At the output signal V_OUTCalibration engine 54 may detect this as filtered by analog filter 59, converted from the analog domain to the digital domain by ADC 58, and filtered by digital filter 56. This filtering may ensure that the calibration is based only on in-band signal components. Calibration engine 54 may also sense the input signal to allow it to couple the input signal to the output signal V_OUTAre compared to determine the gain of the open loop path. Although not shown, the cross-correlation of the input signal to the output signal V may be performed prior to being received by the calibration engine 54_OUTDigital filtering similar to that performed, and input and output signals V_OUTThe matching may also be delayed to measure the gain appropriately. Based onWith the determined gains, calibration engine 54 may calibrate gain element 50 and/or gain element 52 in the digital domain prior to digital modulation such that the open loop path and the closed loop path have the same path gain. In some embodiments, calibration engine 54 may also be capable of changing the resistance of gain resistor 48 and/or the resistance of gain resistor 49 in order to calibrate the gains of the open loop path and the closed loop path.

In operation, the calibration system shown in fig. 5 may calibrate the actual reproduction component represented by the input signal or based on inaudible pilot tones that are only available for calibration.

Fig. 6 is a block diagram of selected components of an example reconfigurable PWM modulator 22C, in accordance with an embodiment of the present disclosure. In some embodiments, the example reconfigurable PWM modulator 22C may be used to implement the reconfigurable PWM modulator 22 in fig. 3. As shown in fig. 6, the digital PWM modulation subsystem 24 of fig. 2 may be implemented using a single digital PWM modulator 24D. Digital PWM modulator 24D may drive open-loop drive stage 34A, while digital PWM modulator 24C may drive analog PWM modulator 26 via buffer 46, which buffer 46 is configured to buffer the digital PWM signal generated by digital PWM modulator 24C to analog PWM modulator 26.

As also shown in fig. 6, a gain element 60 may be coupled between the inputs to reconfigurable PWM modulator 22C and digital PWM modulator 24D. Gain element 60 may apply a variable gain to the input signal prior to modulation by PWM modulator 22C. At the output signal V_OUTFiltered by analog filter 69, converted from the analog domain to the digital domain by ADC 68, and filtered by digital filter 66, which may be detected by calibration engine 64. This filtering may ensure that the calibration is based only on in-band signal components. The calibration engine 64 may also sense the input signal to allow it to couple the input signal with the output signal V_OUTAre compared to determine the gain of the open loop path. Although not shown, the cross-correlation of the input signal to the output signal V may be performed prior to being received by the calibration engine 64_OUTDigital filtering is performed similarly to the digital filtering, and the input signal and the output signal V_OUTCan also delayIn order to measure the gain appropriately. Based on the determined gain, calibration engine 64 may calibrate gain element 60 in the digital domain prior to digital modulation such that the open-loop path and the closed-loop path have the same path gain.

The gain calibration performed in accordance with the present disclosure may ensure that when switching between the open-loop path and the closed-loop path, or vice versa, a first gain of the open-loop path and a second gain of the closed-loop path are approximately equal in order to minimize artifacts due to the switching.

The gain calibration performed in accordance with the present disclosure may be performed at any suitable time. For example, in some embodiments, the calibration subsystem disclosed herein may be configured to calibrate the gain during product testing of the reconfigurable PWM modulator 22 or a device in which the reconfigurable PWM modulator 22 resides, such that one calibration occurs before its final use. As another example, the calibration subsystem disclosed herein may be configured to calibrate the gain in real-time when the audio component of the input signal is being played back. As a specific example of real-time calibration, when the open-loop path is selected, the calibration subsystem may be configured to detect the output of the open-loop path in order to calibrate the gain, as depicted in fig. 5 and 6.

In these and other embodiments, the calibration subsystem may be configured to perform the calibration in a series of steps to minimize user perceptible audio artifacts when the audio component of the input signal is being played back. For example, if the calibration subsystem determines that the gain should be changed by a factor of x, the calibration subsystem may change the gain in a series of y steps, where the gain is changed by an amount of x/y during each step. In some such embodiments, the calibration subsystem is further configured to switch between successive ones of the series of steps at one of a zero-crossing point of the input signal and a zero-crossing point of a pulse width modulated signal derived from the input signal within the system.

In these and other embodiments, the calibration subsystem may be further configured to receive a temperature signal indicative of a temperature associated with the reconfigurable PWM modulator 22 (e.g., from a temperature sensor, not shown) and calibrate the gain by applying a correction factor to one or more path gains.

In these and other embodiments, the calibration subsystem may be capable of performing calibration on an intermittent basis. For example, the calibration subsystem may perform the calibration for a period of time and terminate the calibration for another period of time before recalibrating. As another example, the calibration subsystem may initiate calibration of at least one of the first gain and the second gain in response to a change in temperature.

In these and other embodiments, the calibration subsystem may be further configured to initiate the gain calibration only when the input signal (e.g., the input signal to the reconfigurable PWM modulator) is greater than a threshold magnitude. In such embodiments, the calibration subsystem may be further configured to suspend the gain if the input signal falls below a threshold magnitude during the calibration process.

In these and other embodiments, the calibration subsystem may be further configured to initiate gain calibration only when the open loop path is selected for processing. In such embodiments, the calibration subsystem may be further configured to abort the gain calibration if the closed-loop path is selected for processing at any time during the calibration process.

As used herein, when two or more elements are referred to as being "coupled" to each other, the term means that the two or more elements are in electronic or mechanical communication (if applicable), whether indirectly or directly, with or without intervening elements.

The present disclosure includes all changes, substitutions, variations, alterations, and modifications to the exemplary embodiments that would be understood by those skilled in the art. Similarly, where appropriate, the appended claims encompass all changes, substitutions, variations, alterations, and modifications to the example embodiments that a person skilled in the art would comprehend. Furthermore, in the appended claims, reference to an apparatus or system or component adapted, arranged, capable, configured, enabled, operable, or operative to perform a particular function, includes the apparatus, system or component, whether or not it or that particular function is activated, turned on, or unlocked, provided that the apparatus, system or component is so adapted, arranged, capable, configured, enabled, operable, or operative. All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the inventive content and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions. Although the embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions, and alterations can be made hereto without departing from the spirit and scope of the disclosure.