阅读说明：本技术 数据处理装置 (Data processing apparatus ) 是由 山崎尊永 于 2019-06-25 设计创作，主要内容包括：本发明提供数据处理装置,能够判定是否通过正常的上电复位电路使CPU进行启动而使软件进行动作,并能够判定上电复位电路是否正常。该数据处理装置具有：第1上电复位电路(2a),其与电源电压对应地生成第1上电复位信号；以及CPU(11),其根据由第1上电复位电路(2a)生成的第1上电复位信号进行启动而使软件进行动作,CPU(11)判定是否通过正常的第1上电复位信号使CPU(11)进行启动而使软件进行了动作。(The invention provides a data processing device, which can judge whether a CPU is started through a normal power-on reset circuit to enable software to operate, and can judge whether the power-on reset circuit is normal. The data processing apparatus includes: a 1 st power-on reset circuit (2a) that generates a 1 st power-on reset signal in accordance with a power supply voltage; and a CPU (11) which starts and operates the software according to the 1 st power-on reset signal generated by the 1 st power-on reset circuit (2a), wherein the CPU (11) judges whether the CPU (11) is started and operates the software according to the normal 1 st power-on reset signal.)

1. A data processing apparatus characterized by having:

a 1 st power-on reset circuit which generates a 1 st power-on reset signal in correspondence with a power supply voltage; and

a processing unit which operates software by being activated in accordance with a 1 st power-on reset signal generated by the 1 st power-on reset circuit,

the processing unit determines whether the processing unit is activated by the normal 1 st power-on reset signal to operate the software.

2. The data processing apparatus of claim 1,

the data processing apparatus has a 1 st stretching circuit which stretches a 1 st power-on reset signal from the 1 st power-on reset circuit by a 1 st prescribed time,

the processing unit is activated by the release of the 1 st power-on reset signal extended by the 1 st stretching circuit,

the processing unit determines that the processing unit is activated and the software is operated when the internal signal extended by the 1 st stretching circuit changes.

3. The data processing apparatus of claim 2,

the data processing apparatus has a 2 nd stretching circuit which stretches a 1 st power-on reset signal stretched by the 1 st stretching circuit by a 2 nd predetermined time,

the processing unit determines that the processing unit is activated and the software is operated when the internal signal extended by the 2 nd stretching circuit changes.

4. The data processing apparatus of claim 1 or 2,

the data processing apparatus has:

a 2 nd power-on reset circuit generating a 2 nd power-on reset signal;

a digital/analog conversion circuit that outputs a voltage obtained by simulating a change in a power supply voltage; and

a selector that selects the 1 st power-on reset circuit or the 2 nd power-on reset circuit in accordance with flag information, inputs one of the output of the digital/analog conversion circuit and the power supply voltage to the selected power-on reset circuit, and inputs the other of the output of the digital/analog conversion circuit and the power supply voltage to the unselected power-on reset circuit,

the processing unit determines whether or not the unselected power-on reset circuit is normal, based on the output of the unselected power-on reset circuit and the output of the digital/analog conversion circuit.

5. The data processing apparatus of claim 3,

the data processing apparatus has a register which is initialized with a power-on reset signal from the power-on reset circuit,

the processing unit rewrites the register to a value other than an initial value after the start-up, and detects an erroneous operation of the power-on reset circuit based on the value of the register.

6. The data processing apparatus of claim 4,

the data processing apparatus includes a logic gate that outputs a logical or of outputs of the 1 st power-on reset circuit and the 2 nd power-on reset circuit, and the processing unit performs activation based on the logical or.

Technical Field

The present invention relates to a data processing device applicable to an electronic control system conforming to a functional safety standard for automobiles.

Background

In 1C (integrated circuit) or LSI (large scale integrated circuit) such as a microcomputer (hereinafter referred to as a "microcomputer") on which a digital circuit is mounted, a reset signal is required immediately after power supply is applied in order to initialize an output value of a flip-flop circuit of an internal circuit.

A plurality of ICs and LSIs incorporate a Power-On Reset (POR) circuit that detects a Power supply voltage and generates a Reset signal.

The power-on reset circuit asserts (assert) a reset signal to reset the inside of the IC or LSI when the power supply voltage is lower than a constant voltage, and deasserts (de-assert) the reset signal to release the reset state when the power supply voltage is higher than the constant voltage.

The system described in patent document 1 discloses the following technique: in a semiconductor integrated circuit having no dedicated terminal (reset terminal) for resetting from the outside, when a power-on reset circuit fails, the semiconductor integrated circuit is reset from the outside. Namely, the apparatus comprises the following means: the mechanism enables the internal circuit to generate a reset signal when a specific bit pattern is received using a terminal for receiving clock-synchronized serial communication from the outside.

Patent document 1: japanese patent laid-open publication No. 2013-206149

In general, when the power-on reset circuit is broken during aging, the inside of the IC or LSI cannot be normally initialized, and there is a possibility that an operation abnormality occurs. In order to cope with the functional safety of the power-on reset circuit, it is preferable to determine whether or not the logic circuit is normally reset and started after the power is turned on, or whether or not the power-on reset circuit itself is normal.

However, in the system described in patent document 1, if the logic circuit appears to be normally activated at first glance when a failure occurs in the power-on reset circuit, it is not possible to distinguish whether the logic circuit is normal or abnormal. In addition, the conventional system cannot determine the fault content of the power-on reset circuit.

Disclosure of Invention

The invention provides a data processing device which enables an electronic control system to better meet functional safety standards.

The data processing apparatus of the present invention is characterized by comprising: a 1 st power-on reset circuit which generates a 1 st power-on reset signal in correspondence with a power supply voltage; and a processing unit that operates software by being activated by a 1 st power-on reset signal generated by the 1 st power-on reset circuit, wherein the processing unit determines whether or not the software is operated by being activated by the normal 1 st power-on reset signal.

According to the data processing apparatus of the present invention, when the processing section starts up and operates the software in response to the 1 st power-on reset signal, the processing section determines whether or not the processing section is started up and operates the software in response to the normal 1 st power-on reset signal.

That is, since it is possible to determine whether or not the processing unit is activated by the normal 1 st power-on reset signal and the software is operated, it is possible to provide a data processing apparatus that meets the functional safety standard more.

Drawings

Fig. 1 is a block diagram of a data processing apparatus having a power-on reset circuit according to embodiment 1 of the present invention.

Fig. 2 is a waveform diagram showing a relationship between a control voltage and a reset signal in the data processing apparatus of embodiment 1.

Fig. 3 is a waveform diagram showing operations of respective components in the data processing apparatus of embodiment 1.

Fig. 4 is a block diagram of a data processing apparatus having a power-on reset circuit according to embodiment 2 of the present invention.

Fig. 5 is a diagram showing an example of the configuration of the flip-flop circuit of embodiment 2.

Fig. 6 is a truth table of the decoder circuit of embodiment 2.

Description of the reference symbols

1a, 1b, 3: a multiplexer; 2a, 2 b: a POR circuit; 3: a multiplexer; 4: 1 st Stretch circuit (Stretch circuit); 5: a 2 nd stretching circuit; 6: scratch pad register (scratch pad register); 7: a digital/analog conversion circuit (DAC circuit); 8: a trigger circuit (FF); 10: a bus; 11: a CPU; 12: a memory; 13: a timer; 14: a POR (power-on reset) determination section; 15: a 1 st output level decision circuit; 16: a 2 nd output level decision circuit; 17: an analog/digital conversion circuit; 20: a logic gate; 21: a multiplexer; 22: a selector.

Detailed Description

Hereinafter, a data processing apparatus according to an embodiment of the present invention will be described in detail with reference to the drawings.

(example 1)

The data processing device is a data processing device that can be applied to an electronic control system that conforms to the functional safety standard for automobiles. The data processing apparatus has multiplexers 1a, 1b, power-on reset circuits (POR circuits) 2a, 2b, a multiplexer 3, a 1 st stretching circuit 4, a 2 nd stretching circuit 5, a scratchpad register 6, a digital/analog conversion circuit (DAC circuit) 7, a flip-flop circuit (FF)8, a bus 10, a CPU11, a memory 12, a timer 13, and a POR judging section 14. Further, the data processing apparatus has a power supply terminal VDD, a monitor terminal DACTST, a 1 st output level decision circuit 15, a 2 nd output level decision circuit 16, and an analog/digital conversion circuit (ADC circuit) 17.

The scratchpad register 6, the digital/analog conversion circuit 7, the flip-flop circuit 8, the memory 12, the timer 13, the POR determination unit 14, the 1 st output level determination circuit 15, the 2 nd output level determination circuit 16, and the analog/digital conversion circuit 17 are connected to the bus 10, and can be accessed (read and/or written) from the CPU 11.

Next, the operation of the data processing device of embodiment 1 configured as described above will be described in detail with reference to the drawings.

The configuration and operation of the power-on reset circuit of the present embodiment to be tested during operation (during operation) will be described. The flip-flop circuit 8 corresponds to a selector of the present invention, and outputs an output of "0" or "1" as a selection signal to the multiplexers 1a, 1b and the multiplexer 3. The flip-flop circuit 8 is configured such that the initial value of the selection signal at the time of power-on is either "0" or "1" without receiving a reset signal.

The multiplexer 1a is an analog multiplexer, and when a selection signal "0" is input from the flip-flop circuit 8, selects a voltage of the power supply terminal VDD, which is one of a voltage of the power supply terminal VDD and a voltage of the monitor terminal DACTST, and outputs the selected voltage to the power-on reset circuit 2 a.

The multiplexer 1b is an analog multiplexer, and when a selection signal "0" is input from the flip-flop circuit 8, selects a voltage of the monitor terminal DACTST, which is the other voltage of the power supply terminal VDD and the voltage of the monitor terminal DACTST, and outputs the selected voltage to the power-on reset circuit 2 b.

When the selection signal "1" is input from the flip-flop circuit 8, the multiplexer la selects the voltage of the monitor terminal DACTST and outputs the selected voltage to the power-on reset circuit 2 a.

When the selection signal "1" is input from the flip-flop circuit 8, the multiplexer lb selects the voltage of the power supply terminal VDD and outputs the selected voltage to the power-on reset circuit 2 b.

The power-on reset circuit 2a corresponds to the 1 st power-on reset circuit of the present invention, and generates the 1 st power-on reset signal in accordance with the voltage of the power supply terminal VDD when the selection signal "0" is input from the flip-flop circuit 8. That is, the power-on reset circuit 2a functions as a reset circuit of the data processing apparatus.

When the selection signal "1" is input from the flip-flop circuit 8, the power-on reset circuit 2a generates a 1 st power-on reset signal in accordance with the voltage of the monitor terminal DACTST. That is, the power-on reset circuit 2a is a target to test the function and characteristics of the power-on reset circuit 2 a.

The power-on reset circuit 2b corresponds to the 2 nd power-on reset circuit of the present invention, and generates a 2 nd power-on reset signal in accordance with the voltage of the monitor terminal DACTST when the selection signal "0" is input from the flip-flop circuit 8. That is, the power-on reset circuit 2b is a target to test the function and characteristics of the power-on reset circuit 2 b.

When the selection signal "1" is input from the flip-flop circuit 8, the power-on reset circuit 2b generates a 2 nd power-on reset signal in accordance with the power supply voltage, that is, the voltage of the power supply terminal VDD. That is, the power-on reset circuit 2b functions as a reset circuit of the data processing apparatus.

The 1 st power-on reset signal of the power-on reset circuit 2a and the 2 nd power-on reset signal of the power-on reset circuit 2b are output to the bus 10 via the 1 st output level decision circuit 15 and the 2 nd output level decision circuit 16, respectively. The CPU11 can read the 1 st power-on reset signal and the 2 nd power-on reset signal via the bus 10.

With the above configuration, the power-on reset circuit can be tested during operation.

As shown in fig. 2, the power-on reset circuit 2a and the power-on reset circuit 2b change the level of the output signal (1 st power-on reset signal) in accordance with the level of the power supply voltage. The output signal is low level when the power supply voltage is lower than the 1 st voltage VTH1, and is high level when the power supply voltage is higher than the 1 st voltage VTH 1. Here, for example, the 2 nd voltage VTH2 lower than the 1 st voltage VTH1 is also sometimes set in the power-on reset circuit to have hysteresis characteristics.

The output voltage of the DAC circuit 7 controlled by the CPU11 is supplied to the power-on reset circuit selected as a circuit for testing functions and characteristics with the flip-flop circuit 8. The output voltage of the digital/analog conversion circuit 7 is a voltage obtained by simulating a change in the power supply voltage. Meanwhile, the CPU11 can detect the level of the reset signal output from the power-on reset circuit via the 1 st output level decision circuit 15 or the 2 nd output level decision circuit 16 and the bus 10, and test whether or not the characteristics shown in fig. 2 are obtainable. In addition, in this test, the power-on reset circuit functioning as the reset circuit of the data processing apparatus monitors the voltage level of the power supply terminal VDD, and therefore, the power-on reset signal can be output as needed depending on the state of the power supply voltage.

The CPU11 determines that the power-on reset circuit that is not selected, that is. That is, since the power-on reset circuit 2b can be determined to be normal, the electronic control system can be made to comply with the functional safety standard.

Next, the CPU11 inverts the level of the flip-flop circuit 8 and swaps the actions of the 2 power-on reset circuits. Then, as described above, the power-on reset circuit functioning as a circuit for testing functions and characteristics can be tested. During this period, the power-on reset circuit functioning as a reset circuit also continues to function.

Further, the voltage generated by the digital/analog conversion circuit 7 may be input to the CPU11 via the analog/digital conversion circuit 17. The CPU11 can check whether the voltage generated by the digital/analog conversion circuit 7 is accurate or not in the operating time. The voltage generated by the digital-analog converter circuit 7 may be externally output from the monitor terminal DACTST. In this case, it is possible to check that the digital/analog conversion circuit 7 and the analog/digital conversion circuit 17 are normal by the external device. This inspection is generally carried out by factory inspection after the data processing apparatus is manufactured.

Next, a configuration and an operation for determining whether or not the processing unit is activated by the normal 1 st power-on reset signal and the software is operated will be described.

When the selection signal "0" is input from the flip-flop circuit 8, the multiplexer 3 outputs the 1 st power-on reset signal of the power-on reset circuit 2a to the 1 st stretching circuit 4 and the scratchpad register 6 as the internal signal a. When the selection signal "1" is input from the flip-flop circuit 8, the multiplexer 3 outputs the 2 nd power-on reset signal of the power-on reset circuit 2b to the 1 st stretching circuit 4 and the scratchpad register 6 as the internal signal a.

As shown in fig. 3, the 1 st stretching circuit 4 generates an internal signal B in which the effective period (low period) of the internal signal a based on the power-on reset signal from the power-on reset circuit 2a or the power-on reset circuit 2B is extended by the 1 st predetermined time (the period from time t1 to time t 2), and outputs the internal signal B to the 2 nd stretching circuit 5. The internal signal B resets system internal logic circuits such as the digital/analog conversion circuit 7, the CPU11, the memory 12, the timer 13, and the analog/digital conversion circuit 17.

The CPU11 corresponds to the processing unit of the present invention, and deactivates (high) the internal signal B to release the reset state, and activates and operates the software.

The 2 nd spreading circuit 5 further extends the effective period of the internal signal B, whose effective period is extended by the 1 st spreading circuit 4, by the 2 nd predetermined time (the period from time t2 to time t 3) to output the internal signal C to the bus 10 via the POR judgment unit 14.

The POR determination section 14 detects the level of the internal signal C and outputs the level to the bus 10 when the CPU11 executes the power-on reset determination program stored in the memory 12. Here, as shown in fig. 3, the time at which the internal signal B is invalidated, that is, the time at which the CPU11 is started up is t2, and the time at which the internal signal C is invalidated is t 3. Note that a time immediately before the time t3 is t23, and a time immediately after the time t3 is t 34.

When the CPU11 starts at time t2, the CPU11 outputs an internal signal D from the timer 13 to the CPU11 at time t 23. The CPU11 detects the level of the internal signal C by the POR determining unit 14 using the internal signal D as a trigger condition. Next, the CPU11 outputs the internal signal D from the timer 13 to the CPU11 at time t 34. The CPU11 detects the level of the internal signal C by the POR determining unit 14 using the internal signal D as a trigger condition. If the level of the internal signal C becomes low at time t23 and high at time t34, the CPU11 determines that the software has started based on the normal power-on reset. If the above condition is not satisfied, the CPU11 can determine that the program is started without performing the power-on reset, and estimate that there is an abnormality or a failure in the system.

In addition, if there is a time width for reliably resetting the data processing apparatus in the power-on reset signal output from the power-on reset circuit 2a or the power-on reset circuit 2b, the 1 st stretching circuit 4 may be omitted.

The scratch register 6 corresponds to a register of the present invention, and is configured to be initialized in response to an internal signal. After the startup of the CPU11, the CPU11 rewrites the value of the scratchpad register 6 to a value other than the initial value. In the normal operation, when the power-on reset circuit 2a or the power-on reset circuit 2b erroneously outputs a pulse signal that cannot be detected by the subsequent stretching circuit, the value of the scratch register 6 is initialized. Therefore, the CPU11 can detect an unexpected malfunction such as an unexpected fine reset pulse output by the power-on reset circuit based on the value of the scratch register 6.

In this way, according to the data processing apparatus of embodiment 1, when the CPU11 starts up and operates the software in accordance with the internal signal B, the CPU11 determines whether or not the CPU11 itself starts up and operates the software by the normal 1 st power-on reset signal.

That is, since it can be determined whether or not the CPU11 is activated by the normal 1 st power-on reset signal and the software is activated, the electronic control system can be made to comply with the functional safety standard.

(example 2)