阅读说明：本技术 具有多个复位电平的动态量化器 (Dynamic quantizer with multiple reset levels ) 是由 J·哈德纳 于 2018-02-14 设计创作，主要内容包括：本文呈现了改善动态量化器相对于过程、电压、和温度(“PVT”)以及输入共模(Vcm)变化的性能的各种实施方案。这可以通过分离然后改变加到连接到量化器的输入装置的复位装置(170)的电压源(110)而同时保持加到量化器的其他部分的电源不变来实现。通过降低对复位装置的电压供应,量化器的定时性能可以得以改善(降低时钟到q)。通过提高加到复位装置的电压,电路的输入参考RMS噪声和偏移电压可以改善(降低)。类似地,通过提高加到复位装置的电压,可以减轻由于工艺和电压缩放而引起的Vcm增加。本文还提供控制系统以控制加到复位装置的电压源以实现这些和其他目的。(Improvement dynamic quantizer presented herein is relative to process, voltage and temperature (" PVT ") and the various embodiments of the performance of input common mode (Vcm) variation.Then this can change the power supplys of other parts that the voltage source (110) of the resetting apparatus (170) for being added to the input unit for being connected to quantizer maintain to quantizer simultaneously and constant realize by separating.By reducing the voltage supply to resetting apparatus, the detector timing properties b of quantizer, which can be improved, (reduces clock to q).The voltage of resetting apparatus is added to by improving, the input of circuit can improve (reduction) with reference to RMS noise and offset voltage.Similarly, it is added to the voltage of resetting apparatus by improving, the increase of the Vcm due to caused by technique and voltage scaling can be mitigated.Control system is also provided herein to control the voltage source for being added to resetting apparatus to realize these and other purposes.)

1. a kind of quantizer circuit for digitaling analoging signal, which is characterized in that the quantizer circuit includes:

Input circuit, the input circuit include multiple fet inputs, and the input circuit is couple to first voltage Source, the first voltage source provides input signal with first voltage, wherein the input circuit is converted to the input signal The input current accumulated during the input sample stage in effective operation cycle of the quantizer circuit；

Regenerative circuit, the regenerative circuit are coupled to the input circuit, and the regenerative circuit includes multiple regeneration field-effects Transistor, the regenerative circuit are connected to the second voltage source with second voltage, and the second voltage is different from first voltage；And

Reset circuit, the reset circuit are coupled to the input circuit and the regenerative circuit.

2. quantizer circuit according to claim 1, which is characterized in that the first voltage is higher than the second voltage, To reduce noise in the quantizer circuit and variation or the first voltage lower than the second voltage, to change It is apt to the detector timing properties b of the quantizer circuit.

3. quantizer circuit according to claim 1 or 2, it is characterised in that:

The input circuit is configured to receive first the first clock signal of time-varying；

The input circuit is further configured to receive the second time-varying clock signal；And

The amplitude of the second clock signal is generated referring to first clock signal.

4. quantizer circuit according to claim 3, which is characterized in that the second clock signal was provided by voltage-stablizer Circuit generates, and the voltage-stablizer is configured as receiving the signal for indicating first clock signal.

5. quantizer circuit described in any one of -4 according to claim 1, which is characterized in that second voltage ground connection and The first voltage is lower than the second voltage, to reduce the noise and variation in the quantizer circuit, or wherein The second voltage is grounded and the first voltage is higher than the second voltage, to improve the timing property of the quantizer circuit Energy.

6. quantizer circuit according to any one of claims 1-5, which is characterized in that the quantizer circuit further includes It is configured as increasing or reducing the control circuit of the amplitude of the first voltage, wherein the control circuit includes simulation control electricity Road, the analog control circuit are configurable to generate the reference signal for indicating the first voltage.

7. quantizer circuit according to claim 6, which is characterized in that the quantizer circuit further includes can be with the mould The voltage-stablizer that quasi- control circuit operationally communicates, the voltage-stablizer are configured to respond to indicate the described of the first voltage The first voltage is output to the quantizer circuit by reference signal.

8. quantizer circuit according to claim 6, which is characterized in that the analog control circuit is in response to multiple inputs Signal generates the reference signal.

9. quantizer circuit according to claim 1 to 8, which is characterized in that the quantizer circuit further includes It is configured as increasing or reducing the control circuit of the amplitude of the first voltage, wherein the control circuit includes:

At least one analog-digital converter is configured as receiving multiple input signals and generates digital input signals data, wherein The input signal includes that the amplitude for indicating the second voltage, process associated voltage, common-mode voltage amplitude, temperature are mutually powered-down The signal of pressure or at least one of the amplitude of shift voltage；

Programmable integrated circuit is operably coupled at least one described analog-digital converter, the programmable integrated circuit It is configured as handling the digital input signals data to determine circuit-configuration data and generative circuit configuration data numeral output Signal, wherein the programmable integrated circuit is programmed by executable code for determining configuration data；And

At least one digital analog converter is operably coupled to the programmable integrated circuit, at least one described digital-to-analogue conversion Device is configured as being converted into the circuit-configuration data digital output signal to represent the reference signal of the first voltage.

10. quantizer circuit according to claim 9, which is characterized in that the quantizer circuit further include with it is described extremely The voltage-stablizer that a few digital analog converter operationally communicates, the voltage-stablizer are configured to respond to represent the first voltage The reference signal first voltage is output to the quantizer circuit.

11. quantizer circuit according to claim 8, which is characterized in that the quantizer includes body connection or trap connection.

12. quantizer circuit described in any one of -11 according to claim 1, which is characterized in that the multiple input field-effect Transistor includes n type field effect transistor, and when first clock signal is lower than threshold voltage, the input circuit is not Extract electric current.

13. quantizer circuit described in any one of -12 according to claim 1, which is characterized in that the multiple input field-effect Transistor includes p type field effect transistor, and when first clock signal is higher than threshold voltage, the input circuit is not Extract electric current.

14. quantizer circuit according to claim 1 to 13, which is characterized in that the reset circuit includes will The input circuit is couple to the first group transistor of the first voltage source, the regenerative circuit is couple to second electricity Second group transistor of potential source, and the third transistor that multiple output pins of quantizer are coupled to each other.

15. quantizer circuit described in any one of -14 according to claim 1, which is characterized in that the input circuit and regeneration Circuit is configured and arranged to have individual electric current and multiple clock signal inputs, allows input stage gain and regenerative Timing can be separately controlled.

Technical field

The present disclosure generally relates to quantizers, and relate more specifically to the quantizer with multiple voltage sources.

Background technique

Quantizer circuit, sometimes referred to as " food slicer " (slicers), are a kind of high speed clocked comparators, are used in string Row device/deserializer (" SerDes ") and analog-to-digital conversion (" ADC ") circuit, for analog signal is quantized into digital bit.Quantization Three most important performance parameters of device are as clock to q (clock-to-q), input with reference to RMS noise and input reference The timing of offset voltage measurement.Input passes through general parameter (i.e. forward voltage gain) with reference to RMS noise and offset voltage performance It is associated, because two amounts are all input references.

Quantizer can be roughly divided into dynamic or static quantizer, and wherein dynamic quantizer does not have any static power and disappears Consumption, and static quantizer type (such as current mode logic (" CML ") quantizer) has static power consumption.Dynamic quantizer Two groups can be further subdivided into, first group has sometimes referred to asThe topological structure of type, sometimes referred to as To perceive amplifier.Another group has sometimes referred to as double tail latch topological structures, has for given detector timing properties b Relatively high sensitivity, lower input refer to RMS noise and offset voltage.

Dynamic quantizer detector timing properties b is minimum usually under transistor technology angle at a slow speed, high temperature and minimum supply voltage , because the process corner provides minimum current and leads to the most charging battery of internal quantizer node.Input is with reference to RMS noise and partially It is worst that voltage, which is moved, usually under fast crystal pipe process corner, high temperature and minimum supply voltage, because this is worst voltage Gain process corner.As described herein, these process corners are known respectively as worst condition timing and worst condition RMS noise turning.

Being previously used for improving hasThe input RMS noise and offset voltage of the quantizer of type topology Method includes reducing tail current, this improves the voltage gain of quantizer.However, tail current this reduction increases quantizers Clock to the q time, to reduce timing performance.Other methods include increasing tail current to improve the clock of quantizer to q Time.However, the technology reduces gain, therefore input is compromised with reference to RMS noise and offset voltage.Another method can be with Including increasing input unit size to increase gain, rather than reduce tail current to improve the input of quantizer with reference to RMS noise And offset voltage.However, this leads to the input capacitance of driving circuit and the undesirable increase of internal parasitic capacitances, this is also reduced Detector timing properties b.

Present disclose provides the improvement of the configuration and operation to quantizer, to solve the problems, such as these and other, as described below.

Summary of the invention

Many embodiments are directed to the quantizer circuit for digitaling analoging signal.Quantizer generally includes input electricity Road, regenerative circuit and reset circuit.Input circuit generally includes multiple fet inputs, and is couple to first voltage Source, the first voltage source provide input signal with first voltage.Input signal is converted to input current by input circuit, this is defeated Enter electric current to be accumulated by during the input sample stage in effective operation cycle of quantizer circuit.Regenerative circuit is couple to input electricity Road, and including multiple regeneration field effect transistors.Regenerative circuit is connected to the second voltage source with second voltage.Second voltage it is big It is small usually different from first voltage.Reset circuit is couple to input circuit and regenerative circuit again.

In some embodiments, first voltage and second voltage can be fixed.If desired, first voltage can be with It is proportional to second voltage or from second voltage export.First voltage can be configured as higher than second voltage, to reduce quantization Noise and variation in device circuit.In some embodiments, first voltage can be configured to lower than second voltage to change The timing performance of kind quantizer circuit.Input circuit is preferably configured as receiving first the first clock signal of time-varying, and works as Input circuit does not extract electric current when first clock signal is lower than threshold voltage.

In some embodiments, input circuit can be additionally configured to receive the second time-varying clock signal.Second clock The amplitude of signal can be generated with reference to the first clock signal.For example, second clock signal can be by from voltage-stablizer (regulator) circuit provided generates, which is configured as receiving the signal of the first clock signal of instruction.

In some embodiments, second voltage can be ground connection and first voltage can be lower than second voltage to reduce quantizer Noise and variation in circuit.In other embodiments, second voltage can be grounded, and first voltage can be higher than Second voltage, to improve the detector timing properties b of quantizer circuit.

According to the disclosure other aspect, provide it is a kind of for operating the control circuit of the quantizer according to the disclosure, It is configured as the amplitude for increasing or reducing first voltage.Control circuit may include analog and/or digital component.In some realities It applies in scheme, analog control circuit is provided, be configured to generate the reference signal for indicating first voltage.It can provide and simulate Control circuit can operate the voltage-stablizer of communication, which can be configured as the reference in response to indicating first voltage First voltage is output to quantizer circuit by signal.If desired, analog control circuit can be produced in response to multiple input signals Raw reference signal.The input signal for being added to analog control circuit may include for example indicating that the size of second voltage, process are related The signal of at least one in voltage, temperature dependent voltage and/or shift voltage.

In some embodiments, control circuit can include: at least one analog-digital converter is configured as receiving multiple Input signal simultaneously generates digital input signals data；Programmable integrated circuit is operably coupled to analog-digital converter, described Programmable integrated circuit is configured as processing digital input signals data to determine circuit-configuration data and generative circuit configuration number According to digital output signal；And at least one is operably coupled to the digital analog converter of processor.At least one described digital-to-analogue Converter can be configured as the reference signal for being converted to circuit-configuration data digital output signal and indicating first voltage.Input Signal may include the size for indicating second voltage, process associated voltage, common-mode voltage, temperature dependent voltage and/or displacement electricity The signal of at least one in pressure.Control circuit may also include the voltage-stablizer that communication can be operated at least one digital analog converter. Voltage-stablizer can be configured as in response to indicating that first voltage is output to quantizer circuit by the reference signal of first voltage.Each In kind embodiment, programmable integrated circuit can be programmed with executable code to determine configuration data.Further according to various Embodiment, quantizer circuit may include typicalType quantizer and " double tails " type quantizer etc. are opened up It flutters.Consider following detailed description and claim, other features will be recognized.

Detailed description of the invention

By reading described in detail below and referring to attached drawing, the various aspects and feature of disclosed device and correlation technique It will become obvious, in which:

Fig. 1 depicts the quantizer of the first embodiment according to the disclosure；

Fig. 2 depicts the quantizer of the second embodiment according to the disclosure；

Fig. 3 depicts the quantizer of the third embodiment according to the disclosure；

Fig. 4 depicts the quantizer of the 4th embodiment according to the disclosure；

Fig. 5 depicts the quantizer of the 5th embodiment according to the disclosure；

Fig. 6 depicts the quantizer of the 6th embodiment according to the disclosure；

Fig. 7 A depicts the first embodiment of the control circuit for controlling quantizer according to the disclosure；

Fig. 7 B depicts a part of the control circuit of Fig. 7 A according to the disclosure；

Fig. 8 depicts the second embodiment of the control circuit for controlling quantizer according to the disclosure；

Fig. 9 depicts the circuit that voltage generation is temperature dependent for simulation process according to the disclosure；

Figure 10 is depicted according to the disclosure for generating the circuit of downside benchmark for voltage-stablizer, which provides generation The clock generator of clock signal；With

Figure 11 shows the programmable integrated circuit (IC) that disclosed circuit and process may be implemented thereon.

Specific embodiment

In the following description, numerous specific details are set forth to describe the specific example presented herein.However, for ability Show for field technique personnel it is readily apparent that these can be practiced in the case where no all details given below Other one or more examples of example and/or modification.In other cases, it is not described in well-known feature, in order to avoid Obscure exemplary description herein.For ease of description, it can be referred in various figures using identical appended drawing reference The additional example of similar elements or similar elements.

This paper presents improve dynamic quantizer (or food slicer) for technique (process), voltage and temperature The various embodiments of (" PVT ") and the overall performance of input common mode (Vcm) variation.As described herein, it provides by dividing The supply voltage of resetting apparatus from the input unit that then change is connected to quantizer, and other portions of quantizer are kept simultaneously The power supply divided is constant, some embodiments of the performance of Lai Gaishan quantizer circuit.It in some embodiments, can be by being reduced to The supply voltage of resetting apparatus (reduces clock to q) to improve the detector timing properties b of quantizer.In other embodiments, Ke Yitong It crosses and is increased to the voltage of resetting apparatus to improve the input of (reduction) circuit with reference to RMS noise and offset voltage.It similarly, can be with Mitigate the increase of the Vcm due to caused by technique and voltage scaling by being increased to the voltage of resetting apparatus.Control system is provided here System is used to control the supply voltage for being added to resetting apparatus to realize these and other purposes.

The disclosed embodiments allow to increase tail current to meet required detector timing properties b, then in above-mentioned " worst case " supply voltage of resetting apparatus is added in RMS noise process corner, RMS noise and offset voltage are referred to improve input Performance.On the contrary, the disclosed embodiments allow to reduce tail current to meet required input with reference to RMS noise and offset voltage Can, reduce the supply voltage of resetting apparatus in aforementioned " worst case " timing process angle then in order to improve detector timing properties b.

Therefore, the disclosed embodiments such as exist in the design of dynamic quantizerType or double tails In the design of type latch topology, additional flexibility is provided.In specific implementation scheme, by the way that input unit will be connected to Resetting apparatus power supply and main power source (referred to herein as Avcc or Avss) disconnect and connect them to and individually control Power supply (referred to herein as Avccrst or Avssrst), to improve the performance of quantizer, to realize the additional flexibility.Therefore, This helps to improve/reduces new Avccrst/Avssrst level, with the input of (i) improvement quantizer with reference to RMS noise and partially It moves voltage performance and/or (ii) slows down the increase of Vcm.This additionally aids reduction/raising Avccrst/Avssrst level to improve The detector timing properties b of quantizer.Pass through generation (i) process and temperature (PT), (ii) process and voltage (PV) or (iii) process, electricity Pressure and temperature (PVT) relevant supply voltage drive new Avccrst/Avssrst, can help to realize these targets, In " V " can be configured as the appropriately combined of Avcc and Vcm.

Using PVT compensation logic low power supply generate Avccrst reference clock, allow reliably run and avoid TDDB, HCI and BTI deteriorates, and can also generate overdriving for PVT compensation for resetting apparatus, can be with full clock rate work Make.

The scope of the present disclosure is suitable for dynamic quantizer, such asType or double fiber tip latch the amount of topology Change device.HaveIn the case where the quantizer of type topology, the disclosed embodiments allow while improving to determine Shi Xingneng simultaneously reduces input with reference to RMS noise and offset voltage.Although the disclosed embodiments are suitable for being mainly used for serially logical The dynamic quantizer of letter and the field ADC, but they can also be used for other detection fields, and reset accumulation suitable for any Circuit for signal gain.In the case where double fiber tip latches quantizer topology, the disclosed embodiments can be used for improving (a) Detector timing properties b and (b) input refer to RMS noise and offset voltage.

Turning now to attached drawing, for illustrative and not limiting purpose.Fig. 1, which depicts basis, to be hadType The quantizer of topology, disclosure first embodiment.As shown in Figure 1, giving the quantization for digitaling analoging signal Device circuit 100 comprising input circuit, regenerative circuit and reset circuit.Input circuit 110 includes multiple input field effect transistors Pipe 112, and be couple to and provide the first voltage source 120 of input signal with first voltage, the first voltage is expressed as herein Avccrst.As shown, input circuit 110 is configured as receiving first the first clock signal of time-varying (clk).When the first clock Signal lower than threshold voltage and it is effective when input circuit not current drawn, inputted when the first clock signal is higher than threshold voltage Circuit consumption current.

Regenerative circuit 130 is couple to input circuit 110, and including multiple regeneration field effect transistors 132,134.Regeneration Circuit is connected to the second voltage source 140 with second voltage Avcc.The size of second voltage Avcc is big with first voltage Avccrst's It is small different (higher or lower as needed), to realize desired performance improvement as described herein.

Reset circuit 170 is couple to input circuit 110 and regenerative circuit 130.Reset circuit 170 includes by input circuit 110 are couple to the first group transistor 172 of first voltage source 120, and regenerative circuit 130 is couple to the second voltage source 140 The second group transistor 174, and output pin 161 is couple to the third transistor 178 of output pin 162.

In operation, input circuit 110 converts input signals into input current by input pin 151,152, inputs Electric current is accumulated by during the input sample stage in effective operation cycle of quantizer circuit 100.During the input sample stage, When the reseting stage of previous cycle is completed and P0, P1, P2 and the P3 (172,174) of the PMOS of reset circuit are closed, only device N0, N1 and N2 (112) are initially turned on.

For example, in order to improve gain and therefore reduce noise/variation, it is expected that the device in input circuit 110 is to the greatest extent May more than effective period in work in saturation state, although using detector timing properties b as cost, when regenerate occur when, final all devices Part all enters linear region (exiting zone of saturation).Once the voltage in its drain electrode is less than Avcc-Vth0, device N0 is initially entered Linear region.Then, when nodes X 1 and X2 become smaller than (Vcm-Vth1) and (Vcm-Vth2) respectively, device N1 and N2 enter Linear region, wherein Vcm is the common-mode voltage at input 151,152, and Vth0, Vth1 and Vth2 are device N0, N1 and N2's Respective threshold voltage.The input sample stage about terminates while N1 and N2 enter linear region.

At the end of inciting somebody to action in the input sample stage (before N1 and N2 enter linear region), once nodes X 1 and X2 become small In (Avcc-Vth34), wherein Vth34 is the threshold voltage of N3 and N4, and regenerating unit N3 and N4 are opened and formed second level collection networking Network.N3 and N4 are also saturated during this period, and the regeneration around these devices starts.As long as N1-N4 keeps saturation, quantizer electricity Road 100 remained in for the second operational phase.

Once N3 and N4 unlatching, which is long enough to discharge at output pin 161,162, is less than (Avcc-Vthp12), wherein Vthp12 is the threshold voltage of P1 and P2, then starts to regenerate completely.Regenerative circuit 130 amplifies during the input sample stage by defeated The differential voltage for entering circuit cross-node X1 and X2 (and by N3/N4 across output pin 161,162) generation, is generated using positive feedback Close to the big signal voltage of the level of the CMOS at output pin 161,162.

When quantizer circuit 100 enters the third operational phase, P4, P5, N3 and N4 regenerate.When N1 into N4 any one When a no longer saturation, which starts.N3 and N4 continues to regenerate in the phase III, and P4 and P5 are begun to turn on.Phase III Operation clock signal failing edge reset when terminate.

Multiple service voltages are provided according to orientation quantiser 100 is derived from the advantages of the disclosure, and in some embodiments, are changed The relative voltage level of power transformation potential source.

Input can be reduced with reference to RMS noise and input reference offset voltage by increasing quantizer gain.It should It points out, exemplary quantization device shown here is shown without offset correction.However, as it will be appreciated, all static and dynamic The quantizer of state topology usually can be equipped with the input reference voltage based on current/voltage known in the art or capacitive calibration Offset correction.

Since quantizer 100 is with sequence of stages as described above operation, the gain of earlier stage provides input ginseng Examine the bigger reduction of RMS noise and offset voltage.Therefore, the gain in the first stage by increasing quantizer operation, can be with Reduce input and refers to RMS noise and offset voltage.Therefore, adjustable Avccrst, or be simply fixed as greater than Avcc Value, to reduce RMS noise and variation.

On the contrary, adjustable Avccrst, or simply it is fixed as the value less than Avcc, to reduce clock to q simultaneously Improve timing (timing).According to further embodiment, Avccrst can be controlled as being arranged to tracking process, voltage, With the value of the combination (PVT) of temperature, to improve timing and reduce the RMS noise under the various operating conditions of quantizer and voltage is inclined It moves.

According to another aspect of the present disclosure, quantizer can compensate common mode input with the smallest power increase (Vcm) increase.When supply voltage is reduced with geometric dimension (geometry), this is particularly advantageous.The usual position of quantizer Boundary between analog and digital signal processing.This often means that its input is from the digital power system domain (example than their own Such as, Avcc) higher simulation supply domain.The average value of the input is known as input common mode voltage Vcm.High Vcm value can reduce gain, To increase RMS noise and variation.

With the diminution of technology, digital voltage source can also reduce (such as being down to 0.75v from 0.85v), for example, in order to Integrity problem is reduced, in order to reduce the digital power consumption of fixing process performance, or in order to improve digital processing performance, to realize perseverance Fixed or reduced power consumption.Correspondingly, analog voltage source will not reduce or its reduction reduces less than digital voltage, this meaning The Vcm of quantizer substantially increased relative to the new lower Avcc value of quantizer.

In this case, in spite of the disclosure, but those skilled in the art are for current sense amplifier (sense Amplifier) (for example,Type) quantizer topology only have there are two types of selection.One kind can be tolerated lower Gain, to have higher RMS noise and variation, another kind does not reduce quantizer power supply to keep quantizer gain.So And latter selection cause to tolerate higher power consumption in quantizer, need to add voltage-stablizer with generate it is older, do not contract The Avcc level put, and Avcc is down in the displacement of quantizer output level.However, Avccrst can be protected by using this introduction Stay Avcc supply voltage level (such as 0.85v) that is older, not scaling.Gain can be kept in this way, to improve RMS noise And offset voltage.Then, the remainder of quantizer is powered by the Avcc level (such as 0.75v) scaled.

According to the disclosure, Avccrst be can be fixed, or can be become in a controlled manner according to desired application Change.Therefore, in some embodiments, first voltage (Avccrst) and second voltage (Avcc) can be fixed in relation to one another. If desired, first voltage (Avccrst) can be proportional to second voltage (Avcc), or can be led from second voltage (Avcc) Out.As described above, first voltage (Avccrst) can be higher than second voltage (Avcc), to reduce the noise in quantizer circuit And variation.In some embodiments, first voltage (Avccrst) can be lower than second voltage (Avcc) to improve quantizer The detector timing properties b of circuit, as described above.

Fig. 2 and 3 respectively depicts the further embodiment of the quantizer 200,300 according to the disclosure.Quantizer 200,300 It is " double tails " type, and respectively includes input circuit 210 and 310.Each input circuit includes N0, N1, N2, N5 and N6 (its Middle N5 and N6 provide additional gain) and regenerative circuit 230,330 comprising N3, N4, P4 and P5 (and circuit 300 the case where Under N7 and N8).For the sake of simplicity, N7 and N8 is considered a part of reset circuit, although they with P0 and P1 Additional gain (Fig. 3) is also provided when combination.

Each circuit 210,230 all has individual electric current, and input stage gain and regenerative timing is allowed to be separately optimized. Specifically, input device (N1, N2, N5, N6) has the electric current separated with regeneration device (N3, N4, P4, P5).

The quantizer 200 of Fig. 2 includes diphasic clock, and the quantizer of Fig. 3 includes single phase clock.The embodiment of Fig. 3 includes From nodes X 1, the additional gain of X2 passage path P0, P1, N7, N8 to outlet outb.

Input circuit 210,310 is run up to input in nodes X 1 and X2 with the embodiment exact same way with Fig. 1 Accumulation.As long as inputting device N1 and N2 saturation, input circuit 210,310 just provides gain from 251,252 (351,352) of input. However, passing through addition Avccrst pin, it is possible to increase initial voltage, such as the embodiment of Fig. 1.Increase in this way initial Starting voltage has actual effect identical with tail current is reduced, i.e. increase occurs before input exits saturation to N1, N2 Time.Which increase integration times to increase gain, therefore reduce RMS noise and offset voltage.

In some embodiments, second voltage can be ground connection and first voltage can be lower than second voltage with reduction amount Change the noise and variation in device circuit.For example, second voltage can be ground connection, and first voltage can be higher than second Voltage, to improve the detector timing properties b of quantizer circuit.

For illustrative purposes, it rather than limits, Fig. 4,5 and 6 is depicted according to the further embodiment of the disclosure Quantizer 400,500,600.In some embodiments, total using low input at the point that analog signal is quantified as digital bit Mode voltage (Vcm) may be convenient.This leads to the low input Vcm for quantizer.Quantizer 100,200 described above has There is the NMOS input pair for being suitable for high input Vcm.Each above-mentioned quantizer can be from height input Vcm, NMOS input to quantizer Low input Vcm, PMOS input is reversed to quantizer.In this low input Vcm circuit, resetting voltage is exchanged to from Avcc Ground (Gnd) or Avss.In the case where double tail latch are topological, output, which is resetted from ground (Avss), exchanges to Avcc.Figure.Fig. 4,5 It shows with 6 for three kinds of topologys, (includingType technology (Fig. 4), double tails latch topological (Fig. 5) and modification Double tail latch it is topological (Fig. 6)) these low input Vcm, PMOS inputs to quantizer.

Low input Vcm, PMOS input of Fig. 4-6 will input all in a manner of identical with the embodiment of Fig. 1-3 to quantizer Input in circuit (410,510,610) is run up on nodes X 1 and X2.As long as inputting device P1 and P2 saturation, these embodiments Input circuit gain can be obtained from input.In general, drain electrode is reset to Avss in this topology, then pass through Common mode current is pulled up to Avcc.According to the disclosure, Avssrst can be applied by addition pin rather than Avss is reduced Initial voltage.Initial voltage Avssrst can be dropped below ground voltage (Avss) by this, thus increase accumulation the time, thus Increase gain and reduces input with reference to RMS noise and input off-set voltage.On the contrary, increasing to Avssrst greater than ground voltage meeting Integration time is reduced, to improve detector timing properties b to q by reducing clock.By with it is previously described it is identical in a manner of, The level of Avssrst can be fixed, or change PVT in an optimized fashion, to improve input with reference to RMS noise and input offset electricity Pressure and/or detector timing properties b.

According to other aspects of the invention, the embodiment of control circuit is provided, is configured as relative to Avcc or Avss The size of first voltage is increasedd or decreased for operating quantizer according to the present invention.

As illustrated in figures 7 a-b, control circuit may include analog control circuit 700, be configurable to generate expression first The reference signal of voltage.The voltage-stablizer 710 that communication can be operated with analog control circuit 700 can be provided.Voltage-stablizer 710 can be by It is configured to that first voltage is output to quantizer circuit in response to the reference signal for representing first voltage.Analog control circuit can be with Reference signal (Vref_reg) is generated in response to multiple input signals (702,704, Avcc, Vcm).Input signal may include referring to Show the signal of at least one of size, process associated voltage, temperature dependent voltage or shift voltage of second voltage.Fig. 7 B is retouched The possible embodiment for having drawn the adder used in the control circuit of Fig. 7 A, according to other adder topology knots of the disclosure Structure, i.e. voltage and current adder, can also be used by those skilled in the art.It will be appreciated that can be by process associated voltage It is temperature dependent voltage input and Avcc (or Avss) is supplied to programmable switch or adder 706, then in circuit 720 It is handled to generate output to the reference voltage of voltage-stablizer.

Processing circuit 720 includes operational amplifier, and it is defeated which will be temperature dependent voltage according to input process It is more than or less than the voltage of Avcc out.Therefore, be temperature dependent voltage by properly selecting input process, reference voltage and Avccrst can be more than or less than Avcc.Similarly, if with reference to Avss, it can choose input process and be temperature dependent electricity It presses so that Avssrst is more than or less than Avss.(and other figures herein) are intended to illustrative it can be seen that Fig. 7 A-7B And not restrictive.

As shown in figure 8, in some implementations, control circuit 800 may include: at least one analog-digital converter 808, It is configured as receiving multiple input signals and generates digital input signals data；At least one modulus is operably coupled to turn The programmable integrated circuit (810) of parallel operation (" ADC ") 808, it is defeated that the programmable integrated circuit (810) is configured as processing number Enter signal data to determine circuit-configuration data, and generative circuit configuration data digital output signal；And it is operatively coupled to To at least one digital analog converter (812) of processor.At least one described digital analog converter, which can be configured as, matches circuit It sets data digital output signal and is converted to the reference signal for indicating first voltage.

Input signal may include the instruction size of second voltage, the size of common-mode voltage (Vcm), process associated voltage 802, in temperature dependent voltage 804 or shift voltage at least one of signal.As shown, single ADC and multiplexer Can sequentially this four simulation inputs of poll (poll), to generate digital code from selected analog input signal.However, It is also possible to (although higher in hardware aspect cost) and uses greater number of ADC, such as one ADC (example of each input signal Such as, a total of four), and four digital codes of transmitted in parallel manage device everywhere, one corresponds to each input signal.

Control circuit (800) may also include the voltage-stablizer that communication can be operated at least one digital analog converter (812) (814).The voltage-stablizer can be configured as the reference signal (Vref_reg) in response to indicating first voltage for first voltage (Avccrst) it is output to quantizer circuit.In various embodiments, programmable integrated circuit (810) can be compiled with executable code Journey is to determine configuration data.

Fig. 9 depicts the circuit 900 that voltage generation is temperature dependent for simulation process according to the disclosure.Simulation Vref_reg generative circuit needs simulation process to be temperature dependent voltage (Vproc_temp).There is illustrated simulation processes and temperature Spend one embodiment that associated voltage generates.As shown in figure 9, electric current is forced into the stacking of X NMOS device.The number of device Mesh X is selected to that required Vproc_temp is arranged.Device at the top of stacking is selected as and circuit (for example, 100) In N3/N4 matching, to track Vt, and can choose lower device to match i/p beta (N1/N2) and track gm.

Figure 10 depicts the circuit 950 for generating downside reference for voltage-stablizer, which is provided according to the disclosure Generate the clock generator of clock signal.In some embodiments, input circuit (for example, 110) can be further configured to Receive the second time-varying clock signal (clk_hi).The amplitude of second clock signal is referred to the first clock signal and is generated.The Two clock signals (clk_hi) can be generated by circuit, which is configured as receiving the signal of the first clock signal of instruction, and And the voltage-stablizer by being configured as receiving downside reference voltage is powered.

As Avccrst > Avcc, PMOS reset device P2 in quantizer, P3 need one there is Avccrst rather than The clock (clk_hi) of the logic high of Avcc.Clock buffer for quantizer 100 generates logically high with Avcc The clock of the entitled clk of level.Clk_hi can couple clock generator from clk by using high speed AC as described in the literature It generates.However, the low logic level of this clock clk_hi cannot be zero in modern CMOS processes as Avccrst > Avcc Volt.This can generate integrity problem.It thus provides being used for the new logic low level of clk_hi generator, it is labeled as herein Vneg_clk_ref.This is by having the voltage-stablizer with reference to Vneg_clk_ref to generate again.But as Avccrst < Avcc and When in its minimum value, the value of Vneg_clk_ref must be downwards and mobile to the direction Avss with Avccrst.For this purpose, about Avccrst power supply generates Vneg_clk_ref.The reference is implemented as and the P2 in quantizer, the matched PMOS device of P3 (P1...Px) storehouse, as shown in Figure 10.

The disclosure also contemplates the block connection or trap connection of device (100,200......).In general, the body of PMOS device connects It connects and is associated with ceiling voltage power supply, which is usually Avcc, as shown in the figure.In general, NMOS device body connection with Minimum voltage power supply is associated, and the voltage source is usually Avss in these figures.However, addition Avccrst and Avssrst, Mean that Avcc and Avss are not necessarily highest and lowest power supply respectively.In addition to being connected to answering for Avccrst or Avssrst Except the device of position, all PMOS respectively disclosed herein are connected with NMOS device reservation Avcc with Avss body and are easiest to. However, being connected respectively to Avccrst or Avssrst according to the invention, it is further possible to which all PMOS with NMOS bodies are connected.By Therefore the body of PMOS with the NMOS reset device of Avccrst or Avssrst power supply, which connects, depends on application.

Modem high capacity CMOS technology is usually using the p-substrate with electric isolution N trap.PMOS device is located in N trap.N trap It may be at different current potentials and be connected to one or more positive voltages.NMOS device is located in p-well, and p-well is not served as a contrast with p Bottom is electrically isolated.P-substrate is typically connected to zero volt and is properly viewed as Gnd or Avss.

The promotion of Asessse < Avss used is considered as because (a) generates the p-substrate of electric isolution in p-substrate technique The deep N-well on island, or (b) there is the n-substrate technique for being electrically isolated p-well.

All PMOS/NMOS device blocks can be connected to Avccrst/Avssrst.In such a case, it is possible in height All PMOS device blocks are connected to Avccrst in Vcm, NMOS i/p quantizer.It can also quantify in low Vcm, PMOS i/p All NMOS device blocks are connected to Avssrst in device.This may be advantageous, because it provides more dense layout, and Current potential having the same.However, in both cases the shortcomings that is all non-reset that its source electrode is still Avcc or Avss The increased Vt (planar technology) of device.There are two types of the most basic options that device body is answered in connection by the PMOS that Avccrst powers.It is first First, Avccrst can be connected to by described piece.Secondly, block can be connected to Avcc.Similarly, NMOS reset device block can To be connected to Avssrst or Avss.It is often safer on electrical property that reset device block is connected to Avccrst/Avssrst, But more spaces may be occupied.This be considered be non-FinFET technique best connection, the wherein nonzero value meeting of block to source voltage Influence performance.

Figure 11 shows the programmable integrated circuit (IC) 1000 that disclosed circuit and technique may be implemented thereon.It can compile Journey IC can also be known as system on chip (SOC) comprising field programmable gate array logic (FPGA) and other programmable moneys Source.Fpga logic may include several different types of programmable logic blocks in array.For example, Figure 11 shows programmable IC 1000 comprising a large amount of different programmable units (tile), including more gigabit transceivers (MGT) 1001, it is configurable to patrol Collect block (CLB) 1002, random access memory blocks (BRAM) 1003, input/output block (IOB) 1004, configuration and clocked logic (CONFIG/CLOCKS) 1005, digital signal processing block (DSP) 1006, dedicated input/output block (I/O) 1007, such as clock Port and other programmable logic 1008, such as digital dock manager, analog-digital converter, system monitoring logic etc..Have Some programmable IC of fpga logic further include application specific processor block (PROC) 1010 and inside and outside reconfigure port (not It shows).

In some fpga logics, each programmable unit includes programmable interconnection element (INT) 1011, is had to every The standardization of corresponding interconnection element in a adjacent cells connects.Therefore, programmable interconnection element is realized together for shown The programmable interconnection structure of fpga logic.Programmable interconnection element INT 1011 further includes and the programmable logic in same unit The connection of element, shown in the example as shown at the top of Figure 11.

For example, CLB 1002 may include configurable logic element CLE 1012, user can be programmed to implement and patrolled Volume, and single programmable interconnection element INT 1011.BRAM 1003 may include BRAM logic element (BRL) 1013 and One or more programmable interconnection elements.In general, the quantity for the interconnection element for including in unit depends on the height of unit.In In the implementation of diagram, BRAM unit have height identical with five CLB, but also can be used other quantity (for example, Four).Other than an appropriate number of programmable interconnection element, DSP unit 1006 can also include DSP logic element (DSPL) 1014.Other than an example of programmable interconnection element INT 1011, IOB 1004 can also include such as input/output Two examples of logic element (IOL) 1015.As those skilled in the art will be seen that, it is connected to such as I/O logic element 1015 actual I/O pads are manufactured by using the metal being layered on various shown logical blocks, and are typically not limited to The region of input/output logic element 1015.

In the implementation of diagram, the cylindrical region close to bare die center is (shown in the shadow in Figure 11) for matching It sets, clock and other control logics.The horizontal zone 1009 extended from column be used on the width of programmable IC distribution clock and Configure signal.It should be pointed out that the address in " column " and "horizontal" region be be orientated with figure check it is image-related.

Include additional logic block using some programmable IC of framework shown in Figure 11, destroys and constitute the big of programmable IC Partial conventional column structure.Additional logic block can be programmable block and/or special logic.For example, shown in Figure 11 Reason device block PROC 1010 spans several column CLB and BRAM.

It should be pointed out that Figure 11 is intended to only show the example of programmable IC framework.Logic block number in column, column it is relatively wide Degree, the quantity and sequence of column, the type for the logical block for including in column and are included at the top of Figure 11 the relative size of logical block Interconnection/logic implementations be provided by way of example only.For example, CLB leads to from anywhere in occurring in actual programmable IC It often all include more than one adjacent CLB column, in order to realize effective embodiment of user logic.

For various flow charts described herein, the block and correlation function of particular sorted are provided as example.Sequence is not It must be restrictive, and can be changed according to various embodiments.

It will be understood by those skilled in the art that calculating the various substitutions of arrangement, including one or more processors and it is configured with The memory arrangement of program code will be suitable for presiding over the process and data structure that can execute function disclosed herein.In addition, Can via various computer readable storage mediums or Transfer pipe (such as disk or CD or tape, electronic storage device) or These processing are provided as the application service on network.

Although aspect and feature can be described in various figures in some cases, but it is to be understood that even if combination It does not show clearly or is not explicitly described as combining, the feature from an attached drawing can also be with the spy of another attached drawing Sign combination.

These method and systems are deemed applicable to the various systems using RAM circuit.It is other by considering specification Aspect and feature are also obvious to those skilled in the art.Each section of method and system may be implemented as One or more processors are configured as executing software, as specific integrated circuit (ASIC), or as in programmable logic Logic on device.In addition, the various circuits identified here can share hardware circuit, such as list is handled using public computer Member or digital processing element.The description and the appended drawings are intended to be considered only as example, and true scope of the invention is indicated by claim.