阅读说明：本技术 基于bp神经网络对时间测量误差进行补偿的方法和装置 (Method and device for compensating time measurement errors based on BP neural network ) 是由 赵旭 于 2021-08-20 设计创作，主要内容包括：本发明公开了一种基于BP神经网络对时间测量误差进行补偿的方法和装置。其中,该方法包括：比较计时芯片的原始数据和标准数据,并基于所述原始数据和所述标准数据的比较结果计算在所述不同时间的时钟信号周期误差,其中,所述原始数据为所述计时芯片在不同时间的实际时钟周期,标准数据为确定倍数的所述计时芯片的理论时钟周期；利用所述BP神经网络,基于离散的所述不同时间的时钟信号周期误差,拟合出连续的所述计时芯片的时钟信号周期误差曲线,来补偿所述计时芯片的时间测量误差。本发明解决了由于只将测量过程中最后一个时钟周期的误差作为校准参数造成的无法对整个测量过程中的误差进行补偿的技术问题。(The invention discloses a method and a device for compensating time measurement errors based on a BP neural network. Wherein, the method comprises the following steps: comparing original data and standard data of a timing chip, and calculating clock signal period errors at different times based on a comparison result of the original data and the standard data, wherein the original data are actual clock periods of the timing chip at different times, and the standard data are theoretical clock periods of the timing chip with determined multiples; and fitting a continuous clock signal period error curve of the timing chip by utilizing the BP neural network based on the discrete clock signal period errors at different times to compensate the time measurement error of the timing chip. The invention solves the technical problem that the error in the whole measuring process cannot be compensated because the error of the last clock period in the measuring process is only used as the calibration parameter.)

1. A method for compensating time measurement errors based on a BP neural network is characterized by comprising the following steps:

comparing original data and standard data of a timing chip, and calculating clock signal period errors at different times based on a comparison result of the original data and the standard data, wherein the original data are actual clock periods of the timing chip at different times, and the standard data are theoretical clock periods of the timing chip with determined multiples;

and fitting a continuous clock signal period error curve of the timing chip by utilizing the BP neural network based on the discrete clock signal period errors at different times to compensate the time measurement error of the timing chip.

2. The method of claim 1, wherein prior to comparing the raw data of the timing chip to the standard data, the method further comprises:

adjusting the frequency of the timing signal generated by the signal generator, and adjusting the time interval between the start of timing and the end of timing to the duration of the standard dataWherein, in the step (A),is the theoretical value of the clock signal period of the timing chip,the number of clock signals of the standard data;

measuring the time interval between the start of timing and the end of timing using the timing chip。

3. The method of claim 2, wherein the clock signal period error is a duration of the standard dataDivided by the time interval of the timing chipAnd then obtaining the product.

4. The method of any one of claims 1 to 3, wherein fitting a continuous clock signal period error curve of the timing chip based on the discrete clock signal period errors at different times to compensate for the time measurement error of the timing chip by using the BP neural network comprises:

calculating actual output of a hidden layer of the BP neural network based on a corresponding output value of an input layer above the hidden layer of the BP neural network, a corresponding weight value of the hidden layer and the input layer above, a threshold value of the hidden layer and an activation function;

calculating the actual output of the output layer of the BP neural network based on the actual output of the hidden layer, the corresponding weight values of the output layer and the hidden layer and the threshold value of the output layer;

calculating an error of the BP neural network based on the calculated actual output of the output layer;

based on the error, modifying the corresponding weight between the output layer and the hidden layer and the threshold of the output layer, and modifying the corresponding weight between the hidden layer and the input layer and the threshold of the hidden layer;

and reversely updating the parameters of the BP neural network based on the corrected corresponding weight between the output layer and the hidden layer, the threshold of the output layer, the corresponding weight between the hidden layer and the input layer and the threshold of the hidden layer so as to fit a continuous clock signal period error curve of the timing chip.

5. The method of claim 4, wherein the respective weights between the output layer and the hidden layer, the respective weights between the hidden layer and the input layer, the threshold of the output layer, and the threshold of the hidden layer are random numbers between 0 and 1.

6. The method of claim 4, wherein the actual output of the hidden layer and the actual output of the output layer are calculated based on the following formulas, respectively:

wherein the content of the first and second substances,the input layer is represented by a representation of,a hidden layer is represented that is,the output layer is represented by a number of layers,the number of nodes of the input layer is,the number of nodes in the hidden layer is,for the corresponding weights between the input layer and the hidden layer,the corresponding weights between the hidden layer and the output layer,for the corresponding output value of the input layer,is the threshold value of the hidden layer or layers,is the threshold value of the output layer and,for the actual output of the hidden layer,is the actual output of the output layer,representing the activation function.

7. The method of claim 4, wherein updating the parameters of the BP neural network backward based on the modified weights between the output layer and the hidden layer, the threshold of the output layer, the corresponding weights between the hidden layer and the input layer, and the threshold of the hidden layer comprises:

calculating an error index based on the modified corresponding weight between the output layer and the hidden layer, the threshold of the output layer, the corresponding weight between the hidden layer and the input layer, and the threshold of the hidden layer;

minimizing a difference between a desired output and the error indicator to re-determine a corresponding weight between the output layer and the hidden layer, a threshold of the output layer, a corresponding weight between the hidden layer and the input layer, and a threshold of the hidden layer, thereby updating parameters of the BP neural network in a backward direction.

8. An apparatus for compensating time measurement errors based on a BP neural network, comprising:

the error calculation module is configured to compare original data and standard data of a timing chip and calculate clock signal period errors at different times based on a comparison result of the original data and the standard data, wherein the original data are actual clock periods of the timing chip at different times, and the standard data are theoretical clock periods of the timing chip with determined multiples;

a compensation module configured to fit a continuous clock signal period error curve of the timing chip based on the discrete clock signal period errors at different times by using the BP neural network to compensate the time measurement error of the timing chip.

9. The apparatus of claim 8, wherein the compensation module is further configured to:

calculating actual output of a hidden layer of the BP neural network based on a corresponding output value of an input layer above the hidden layer of the BP neural network, a corresponding weight value of the hidden layer and the input layer above, a threshold value of the hidden layer and an activation function;

calculating the actual output of the output layer of the BP neural network based on the actual output of the hidden layer, the corresponding weight values of the output layer and the hidden layer and the threshold value of the output layer;

calculating an error of the BP neural network based on the calculated actual output of the output layer;

based on the error, modifying the corresponding weight between the output layer and the hidden layer and the threshold of the output layer, and modifying the corresponding weight between the hidden layer and the input layer and the threshold of the hidden layer;

and reversely updating the parameters of the BP neural network based on the corrected corresponding weight between the output layer and the hidden layer, the threshold of the output layer, the corresponding weight between the hidden layer and the input layer and the threshold of the hidden layer so as to fit a continuous clock signal period error curve of the timing chip.

10. A computer-readable storage medium, having embodied thereon a program, characterized in that, when the program is executed, it causes a computer to execute the method of any one of claims 1 to 7.

Technical Field

The invention relates to the field of artificial intelligence, in particular to a method and a device for compensating time measurement errors based on a BP neural network.

Background

The time measurement technology is widely applied to the fields of pulse laser ranging, flow measurement and the like, and plays an important role in military application, scientific technology, production and construction.

Common time measurement methods include analog methods, digital methods, and digital interpolation methods. The key of both the digital method and the digital insertion method is to measure the time by measuring the number of clock signal pulses. Clock signal period error is critical to the accuracy of time measurements, whether for digital or digital interpolation.

The method for eliminating the influence of the clock signal period error on the time measurement result is to correct the clock signal period of the timing chip, and the traditional clock period calibration usually only takes the error of the last clock period in the measurement process as a calibration parameter and cannot compensate the error in the whole measurement process.

In view of the above problems, no effective solution has been proposed.

Disclosure of Invention

The embodiment of the invention provides a method and a device for compensating time measurement errors based on a BP (back propagation) neural network, which at least solve the technical problem that the errors in the whole measurement process cannot be compensated because only the error of the last clock period in the measurement process is used as a calibration parameter.

According to an aspect of the embodiments of the present invention, there is provided a method for compensating time measurement errors based on a BP neural network, including: comparing original data and standard data of a timing chip, and calculating clock signal period errors at different times based on a comparison result of the original data and the standard data, wherein the original data are actual clock periods of the timing chip at different times, and the standard data are theoretical clock periods of the timing chip with determined multiples; and fitting a continuous clock signal period error curve of the timing chip by utilizing the BP neural network based on the discrete clock signal period errors at different times to compensate the time measurement error of the timing chip.

According to another aspect of the embodiments of the present invention, there is also provided an apparatus for compensating time measurement errors based on a BP neural network, including: the error calculation module is configured to compare original data and standard data of a timing chip, and calculate clock signal period errors at different times based on a comparison result of the original data and the standard data, wherein the original data are actual clock periods of the timing chip at different times, and the standard data are theoretical clock periods of the timing chip with determined multiples; a compensation module configured to fit a continuous clock signal period error curve of the timing chip based on the discrete clock signal period errors at different times by using the BP neural network to compensate the time measurement error of the timing chip.

According to another aspect of the embodiments of the present invention, there is also provided a storage medium having stored thereon a program that, when executed, causes a computer to execute the above-described method of compensating for time measurement errors based on a BP neural network.

In the embodiment of the invention, the clock period errors of the timing chip are measured at different times, an error curve is constructed and the discretization result of the curve is stored in the controller, and the error is compensated by taking the error as a reference in the time measurement process, so that the time measurement with higher precision is realized, and the technical problem that the error in the whole measurement process cannot be compensated because the error of the last clock period in the measurement process is taken as a calibration parameter is solved.

Drawings

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the invention without limiting the invention. In the drawings:

fig. 1 is a first flowchart of a method for compensating time measurement errors based on a BP neural network according to an embodiment of the present invention;

FIG. 2 is a flowchart II of a method for compensating time measurement errors based on a BP neural network according to an embodiment of the present invention;

FIG. 3 is a flow chart of a method of fitting an error curve according to an embodiment of the invention;

fig. 4 is a flowchart three of a method for compensating time measurement errors based on a BP neural network according to an embodiment of the present invention;

fig. 5 is a schematic structural diagram of an apparatus for compensating time measurement errors based on a BP neural network according to an embodiment of the present invention;

FIG. 6 is a schematic structural diagram of a BP neural network according to an embodiment of the present invention;

fig. 7 is a schematic structural diagram of a computer apparatus according to an embodiment of the present invention.

Detailed Description

In order to make the technical solutions of the present invention better understood, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.

It should be noted that the terms "first," "second," and the like in the description and claims of the present invention and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the invention described herein are capable of operation in sequences other than those illustrated or described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.

Example 1

According to an embodiment of the present invention, there is provided a method for compensating time measurement errors based on a BP neural network, as shown in fig. 1, the method includes:

step S102, comparing original data and standard data of a timing chip, and calculating clock signal period errors at different times based on a comparison result of the original data and the standard data, wherein the original data is an actual clock period of the timing chip at different times, and the standard data is a theoretical clock period of the timing chip with a determined multiple;

in an exemplary embodiment, the frequency of the timing signal generated by the signal generator is first adjusted, and the time interval between the beginning and the end of timing is adjusted to the duration of the standard dataWherein, in the step (A),is the theoretical value of the clock signal period of the timing chip,the number of clock signals of the standard data; measuring the time interval between the start of timing and the end of timing using the timing chip. The clock signal period error is the duration of the standard dataDivided by the time interval of the timing chipAnd then obtaining the product.

And step S104, fitting a continuous clock signal period error curve of the timing chip by using the BP neural network based on the discrete clock signal period errors at different times to compensate the time measurement error of the timing chip.

In an exemplary embodiment, the actual output of the hidden layer of the BP neural network is calculated based on a corresponding output value of an input layer above the hidden layer, a corresponding weight value between the hidden layer and the input layer above, a threshold value of the hidden layer and an activation function; calculating the actual output of the BP neural network output layer based on the corresponding output value of the upper hidden layer of the output layer, the corresponding weight between the output layer and the upper hidden layer and the threshold value of the output layer; calculating an error of the BP neural network based on the calculated actual output of the output layer; modifying the weight value corresponding to the output layer and the previous hidden layer and the threshold value of the output layer and the weight value corresponding to the hidden layer and the previous input layer and the threshold value of the hidden layer based on the error; and reversely updating the parameters of the BP neural network based on the finally corrected weight and the threshold so as to fit a continuous clock signal period error curve of the timing chip. And the threshold values of the output layer and the hidden layer are random numbers between 0 and 1.

Example 2

According to an embodiment of the present invention, another method for compensating time measurement errors based on a BP neural network is provided, as shown in fig. 2, the method includes:

step S202, comparing the original data with the standard data.

Firstly, measuring the clock period length of a timing chip at different time as a basis for calculating the clock signal period error of the timing chip, wherein the measuring method comprises the following steps:

the theoretical value of the chip clock signal period isThe number of clock signals is. The measuring process comprises the following steps:

(1) before measurement, the frequency of the timing signal generated by the signal generator is first adjusted to adjust the time interval between the start and end of timing signal；

(2) Measuring the time interval between the start and end of timing signals using a timing chip；

Step S204, calculating the clock signal period error in each time interval.

After the clock cycle lengths of the timing chip at different times are measured, the measured values of the clock cycle lengths at different times are compared with ideal values, and the clock signal cycle error at each time interval is calculated and used as a basis for fitting a clock signal cycle error curve of the timing chip.

The specific calculation method is as follows:

when designed, the chip clock period error isThen, thenThe clock signal period error within one clock signal period can be expressed as. By selecting different numbers of clock signalsAnd measuring errors to obtain the clock signal period errors of the timing chip at different times.

Step S206, fitting an error curve.

And fitting a continuous clock signal period error curve of the timing chip according to the calculated discrete clock signal period error data of the timing chip at different time to serve as a basis for compensating time measurement data.

The embodiment of the invention is mainly used for compensating the clock signal period error of the timing chip in the pulse laser ranging, and the clock signal period error curve of the timing chip is fitted by calculating the clock signal period error of the timing chip at different time intervals to compensate the measurement result.

Example 3

The embodiment of the invention provides a method for fitting an error curve.

And fitting the discrete error data by using a BP neural network method. Setting the clock signal period error data of the timing chip at different times asCorresponding time interval is. Will be as followsBy replacement withAs input to the neural network, willBy replacement withAs the desired output of the neural network.

Fig. 3 is a flow chart of a method of fitting an error curve according to an embodiment of the invention, as shown in fig. 3, the method comprising:

step S301, setting a BP neural network structure.

The number of hidden layers of the neuron is set to 1. The number of neurons in the input layer isThe number of hidden layer neurons isOutput the spirit of the layerThe number of warp elements isThe maximum number of training is 1000 and the expected maximum error isThe learning rate is。

Step S302, setting weight and threshold.

The weight from the input layer to the hidden layer isThe weight from hidden layer to output layer isWith a threshold of the hidden layer ofThe threshold value of the output layer isSetting each weight valueAnd a threshold valueIs a random number between 0 and 1.

Step S303, providing a training sample.

Input as experimental dataThe desired output isThe following iterations of steps S304 to S306 are performed for each input sample.

And step S304, calculating the output of the network hidden layer and the output of the output layer.

Calculating the actual output of the hidden layer of the BP neural network based on the corresponding output value of the previous input layer of the hidden layer, the corresponding weight values of the hidden layer and the previous input layer, the threshold value of the hidden layer and an activation function; and calculating the actual output of the BP neural network output layer based on the corresponding output value of the upper hidden layer of the output layer, the corresponding weight values of the output layer and the upper hidden layer and the threshold value of the output layer.

The specific calculation method is as follows:

(hidden layer)

(output layer)

Wherein the content of the first and second substances,，，，the number of neurons in the input layer is,in order to imply the number of layer neurons,the number of neurons in the output layer is,for the weights of the input layer to the hidden layer,the weights for the hidden layer to the output layer,in order to imply the threshold of the layer,is the threshold value of the output layer,in order to activate the function(s),taking Sigmoid function in the form of。For the actual output of the hidden layer,is the actual output of the output layer,is the input of the BP neural network.

If the current layer network is the output layer, the layer network isThe value is the last output value of the network.

In step S305, an error is calculated.

WhereinTo expect the output, let us rememberThen, thenCan be expressed as

And step S306, correcting the weight value and the threshold value.

Updating the weight from the hidden layer to the output layer:

updating the weight from the input layer to the hidden layer:

hidden layer to output layer threshold update:

input layer to hidden layer threshold update:

wherein the content of the first and second substances,to be transportedThe weight from the ingress layer to the hidden layer,is composed ofThe updated weight value is used for updating the weight value,the weights for the hidden layer to the output layer,is composed ofThe updated weight value is used for updating the weight value,in order to imply the threshold of the layer,is composed ofThe updated threshold value is set to a value that is less than the threshold value,is the threshold value of the output layer,is composed ofThe updated threshold value is set to a value that is less than the threshold value,in order to obtain a learning rate,for the actual output of the hidden layer,is the actual output of the output layer,is the input of the BP neural network and,，the number of neurons in the output layer.

Step S307, judging whether the index meets the precision requirement.

Calculating the output of the network output layer by using the corrected weight and thresholdThen based on the calculatedCalculating an index。

And judging whether the indexes meet the precision requirement. When in useI.e. the accuracy requirement is met, step S308 is executed to perform fitting, otherwise, step S304 is skipped.

In step S308, fitting is performed.

Predicting the expected output of the training set, and then minimizing the error of the expected output from the experimental data such that:. Therefore, the weight value and the threshold value of each layer are determined, namely the difference between the predicted value and the actual value is used for reversely updating the parameters of the network, so that a function model is determined, and finally an error curve is obtained.

Wherein，In order to be an error, the error is,in order to be able to output the desired output,the value is the output value of the output layer,the expected maximum error.

Example 4

The embodiment of the invention relates to a high-precision time interval measurement technology, provides a method for compensating time measurement errors based on a BP neural network, and can be applied to the fields of pulse laser ranging and the like.

FIG. 4 is a flowchart of another method for compensating time measurement errors based on a BP neural network, which is suitable for compensating the clock signal period errors of a timing chip in pulsed laser ranging according to an embodiment of the present invention. The embodiment of the invention provides a time measurement error compensation method based on a BP neural network, aiming at the defect of time measurement result compensation caused by clock pulse signal errors of a timing chip in the current time measurement technology. As shown in fig. 4, the method comprises the steps of:

step S402, acquiring the original data and the standard data, and comparing the original data and the standard data.

The standard data is a timing chip theoretical clock period with a determined multiple, and the theoretical value of the chip clock signal period isThe number of clock signals isThen the standard data is set as。

The original data is the clock cycle length of the timing chip at different time, and is set as。

The measuring process comprises the following steps: (1) before measurement, the frequency of the timing signal generated by the signal generator is first adjusted to adjust the time interval between the start and end of timing signal(ii) a (2) Measuring the time interval between the start and end of timing signals using a timing chip。

Step S404, calculating the clock signal period error in each time interval.

And the clock signal period error is a result of comparison calculation of the original data and the standard data. Chip clock cycle error at design time ofThen, thenThe clock signal period error within one clock signal period can be expressed as:

wherein the content of the first and second substances,which is representative of the error in the measurement,represents an ideal value of the time interval,representing a time interval measurement.

Wherein the content of the first and second substances,

and step S406, fitting an error curve by using a BP neural network.

The error curve is a clock signal period error curve of a continuous timing chip which is fitted by utilizing a neural network method according to the clock signal period error data of the timing chip at discrete different time and used as a basis for compensating time measurement data.

Will be as followsBy replacement withAs input to the neural network, willBy replacement withAs the desired output of the neural network.

The weight from the input layer to the hidden layer isThe weight from hidden layer to output layer isWith a threshold of the hidden layer ofThe threshold value of the output layer isSetting each weight valueAnd a threshold valueIs a random number between 0 and 1.

The output of the network hidden layer and the output method of the output layer are calculated as follows:

(hidden layer)

(output layer)

Where xi represents the input to the neural network and e represents the euler number.

The error is then calculated for the output layer:

wherein m represents the number of neurons in the output layer,in order to be able to output the desired output,the value is the output value of the output layer.

And then, correcting the weight and the threshold:

updating the weight from the hidden layer to the output layer:

updating the weight from the input layer to the hidden layer:

hidden layer to output layer threshold update:

input layer to hidden layer threshold update:

finally, makeTherefore, the weight and the threshold of each layer are determined, namely, the parameters of the network are reversely updated by using the difference between the predicted value and the actual value, and finally an error curve is obtained.

In this embodiment, the clock period errors of the timing chip at different times are measured, an error curve is constructed, a discretization result of the curve is stored in the controller, and the error curve is used as a reference in the time measurement process to compensate the error of the measurement result, so that time measurement with higher precision is realized.

It should be noted that, for simplicity of description, the above-mentioned method embodiments are described as a series of acts or combination of acts, but those skilled in the art will recognize that the present invention is not limited by the order of acts, as some steps may occur in other orders or concurrently in accordance with the invention. Further, those skilled in the art should also appreciate that the embodiments described in the specification are preferred embodiments and that the acts and modules referred to are not necessarily required by the invention.

Through the above description of the embodiments, those skilled in the art can clearly understand that the method according to the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but the former is a better implementation mode in many cases. Based on such understanding, the technical solutions of the present invention may be embodied in the form of a software product, which is stored in a storage medium (e.g., ROM/RAM, magnetic disk, optical disk) and includes instructions for enabling a terminal device (e.g., a mobile phone, a computer, a server, or a network device) to execute the method according to the embodiments of the present invention.

Example 5

According to an embodiment of the present invention, there is also provided an apparatus for implementing the above method for compensating time measurement errors based on a BP neural network, as shown in fig. 5, the apparatus includes:

an error calculation module 52 configured to compare raw data and standard data of a timing chip, and calculate clock signal period errors at different times based on a comparison result of the raw data and the standard data, wherein the raw data is an actual clock period of the timing chip at different times, and the standard data is a theoretical clock period of the timing chip with a determined multiple;

a compensation module 54 configured to fit a continuous clock signal period error curve of the timing chip based on the discrete clock signal period errors at different times by using the BP neural network to compensate the time measurement error of the timing chip.

In an exemplary embodiment, the apparatus further comprises a pre-configuration module for adjusting the frequency of the timing signal generated by the signal generator to adjust the time interval between the beginning and the end of the timing to the duration of the standard dataWherein, in the step (A),is the theoretical value of the clock signal period of the timing chip,the number of clock signals of the standard data; and measuring the time interval between the start of timing and the end of timing using the timing chip。

In an exemplary embodiment, the error calculation module 52 is further configured to calculate the clock signal period error as a duration of the standard dataDivided by the time interval of the timing chipAnd obtaining the clock signal period error.

In an exemplary embodiment, the compensation module 54 utilizes a BP neural network for error compensation. The structure of the BP neural network is shown in figure 6,represents the input value input to the input layer,represents the output value output from the output layer,for the weights of the input layer to the hidden layer,are weights from the hidden layer to the output layer.

For example, the compensation module 54 is further configured to calculate an actual output of the hidden layer of the BP neural network based on a corresponding output value of an input layer above the hidden layer in the BP neural network, a corresponding weight value between the hidden layer and the input layer above, a threshold of the hidden layer, and an activation function; calculating the actual output of the BP neural network output layer based on the corresponding output value of the upper hidden layer of the output layer, the corresponding weight between the output layer and the upper hidden layer and the threshold value of the output layer; calculating an error of the BP neural network based on the calculated actual output of the output layer; modifying the weight value corresponding to the output layer and the previous hidden layer and the threshold value of the output layer and the weight value corresponding to the hidden layer and the previous input layer and the threshold value of the hidden layer based on the error; and reversely updating the parameters of the BP neural network based on the finally corrected weight and the threshold so as to fit a continuous clock signal period error curve of the timing chip. And the threshold values of the output layer and the hidden layer are random numbers between 0 and 1.

For example, for the output layer, the error is calculated based on the calculated actual output and the expected output. The weight values between layers and the layer thresholds are corrected based on the calculated errors. Then, calculating an error index based on the corrected weight and the threshold; and reducing the expected output and the error index to the minimum to re-determine the weight and the threshold of the BP application network so as to reversely update the parameters of the BP neural network.

Example 6

Embodiments of the present disclosure also provide a storage medium. Alternatively, in the present embodiment, the storage medium may implement the method described in embodiments 1 to 4 described above.

Optionally, in this embodiment, the storage medium may include, but is not limited to: a U-disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a removable hard disk, a magnetic or optical disk, and other various media capable of storing program codes.

Alternatively, in the present embodiment, the processor executes the methods in embodiments 1 to 4 described above according to the program code stored in the storage medium.

Example 7

Referring now to FIG. 7, shown is a schematic block diagram of a computer device 800 suitable for use in implementing embodiments of the present disclosure. The computer device shown in fig. 7 is only an example and should not bring any limitation to the function and scope of use of the embodiments of the present disclosure.

As shown in fig. 7, the computer apparatus 800 includes a Central Processing Unit (CPU)801 that can perform various appropriate actions and processes in accordance with a program stored in a Read Only Memory (ROM)802 or a program loaded from a storage section 808 into a Random Access Memory (RAM) 803. In the RAM803, various programs and data necessary for the operation of the apparatus 800 are also stored. The CPU801, ROM802, and RAM803 are connected to each other via a bus 804. An input/output (I/O) interface 805 is also connected to bus 804.

The following components are connected to the I/O interface 805: an input portion 806 including a keyboard, a mouse, and the like; an output section 807 including a signal such as a Cathode Ray Tube (CRT), a Liquid Crystal Display (LCD), and the like, and a speaker; a storage portion 808 including a hard disk and the like; and a communication section 809 including a network interface card such as a LAN card, a modem, or the like. The communication section 809 performs communication processing via a network such as the internet. A drive 810 is also connected to the I/O interface 805 as necessary. A removable medium 811 such as a magnetic disk, an optical disk, a magneto-optical disk, a semiconductor memory, or the like is mounted on the drive 810 as necessary, so that a computer program read out therefrom is mounted on the storage section 808 as necessary.

According to an embodiment of the present disclosure, the processes described above with reference to the flowcharts may be implemented as computer software programs. For example, embodiments of the present disclosure include a computer program product comprising a computer program embodied on a computer readable medium, the computer program comprising program code for performing the method illustrated by the flow chart. In such an embodiment, the computer program may be downloaded and installed from a network via the communication section 809 and/or installed from the removable medium 811. The computer program, when executed by the Central Processing Unit (CPU)801, performs the above-described functions defined in the method of the present disclosure. It should be noted that the computer storage media of the present disclosure can be computer readable signal media or computer readable storage media or any combination of the two. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the foregoing. More specific examples of the computer readable storage medium may include, but are not limited to: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the present disclosure, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device. In contrast, in the present disclosure, a computer-readable signal medium may include a propagated data signal with computer-readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated data signal may take many forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device. Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to: wireless, wire, fiber optic cable, RF, etc., or any suitable combination of the foregoing.

The above-mentioned serial numbers of the embodiments of the present invention are merely for description and do not represent the merits of the embodiments.

The integrated unit in the above embodiments, if implemented in the form of a software functional unit and sold or used as a separate product, may be stored in the above computer-readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes several instructions for causing one or more computer devices (which may be personal computers, servers, network devices, etc.) to execute all or part of the steps of the method according to the embodiments of the present invention.

In the above embodiments of the present invention, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.

In the several embodiments provided in the present application, it should be understood that the disclosed client may be implemented in other manners. The above-described embodiments of the apparatus are merely illustrative, and for example, the division of the units is only one type of division of logical functions, and there may be other divisions when actually implemented, for example, a plurality of units or components may be combined or may be integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, units or modules, and may be in an electrical or other form.

The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.

In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.

The foregoing is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, various modifications and decorations can be made without departing from the principle of the present invention, and these modifications and decorations should also be regarded as the protection scope of the present invention.