阅读说明：本技术 存储装置及包括其的数据处理系统 (Storage device and data processing system including the same ) 是由 郑钟濠 于 2019-11-18 设计创作，主要内容包括：提供一种存储装置及包括其的数据处理系统。一种存储装置可以包括：至少一个存储器；以及存储器控制器,其被配置为经由共享引脚接收地址信号和命令,并且当没有地址信号而输入了写入命令时,将从外部源提供的数据储存在存储器控制器之内。(A storage device and a data processing system including the same are provided. A storage device may include: at least one memory; and a memory controller configured to receive the address signal and the command via the shared pin, and store data provided from an external source within the memory controller when the write command is input without the address signal.)

1. A memory device, comprising:

at least one memory; and

a memory controller configured to: the method includes receiving an address signal and a command via a shared pin, and storing data provided from an external source within the memory controller when a write command is input without the address signal.

2. The storage device of claim 1, wherein the storage device comprises a non-volatile dual in-line memory module, and

wherein the memory includes a non-volatile memory and a volatile memory.

3. The storage device of claim 1, wherein the memory controller is configured to: storing the data provided from the external source in the memory controller according to a training mode signal when the write command is input without the address signal.

4. The storage device of claim 1, wherein the memory controller is configured to:

storing the data provided from the external source according to the input of the write command input without the address signal when a training mode signal is activated; and

storing the data provided from the external source in the at least one memory according to an address recognition command generated according to an input of the address signal and an input of the write command when the training mode signal is deactivated.

5. The storage device of claim 1, wherein the memory controller comprises:

a command decoder configured to generate the write command, address recognition command, or mode register command by decoding the command/address signal provided via the shared pin according to a clock signal;

a flip-flop configured to latch the write command according to the clock signal;

a mode register set configured to generate a training mode signal according to the mode register command;

a first logic circuit configured to perform a logic operation on the address recognition command and the training mode signal and output an output signal; and

a second logic circuit configured to generate an internal write signal according to a write command latched in the flip-flop and the output signal of the first logic circuit.

6. The storage device of claim 5, further comprising:

a register array configured to: storing the data provided from the external source before the data provided from the external source is written to the at least one memory when the internal write signal is activated, and storing the data output from the at least one memory before the data output from the at least one memory is transmitted to the external source in a read operation.

7. A memory device, comprising:

at least one memory; and

a memory controller configured to control the at least one memory,

wherein the memory controller comprises:

a command decoder configured to generate a write command, an address recognition command, or a mode register command by decoding a command/address signal provided via the shared pin according to a clock signal;

a flip-flop configured to latch the write command according to the clock signal;

a mode register set configured to generate a training mode signal according to the mode register command;

a first logic circuit configured to perform a logic operation on the address recognition command and the training mode signal and output an output signal; and

a second logic circuit configured to generate an internal write signal according to a write command latched in the flip-flop and the output signal of the first logic circuit.

8. The storage device of claim 7, wherein the storage device comprises a non-volatile dual in-line memory module, and

wherein the memory includes a non-volatile memory and a volatile memory.

9. The storage device of claim 7, wherein the memory controller further comprises:

a register array configured to: when the internal write signal is activated, storing data provided from an external source before the data provided from the external source is written to the at least one memory, or storing data output from the at least one memory before the data output from the at least one memory is transmitted to the external source in a read operation.

10. A data processing system comprising:

a memory device including at least one memory and a memory controller for controlling the at least one memory and configured to receive address signals and commands via shared pins and to store data provided from a host in the at least one memory or the memory controller when a write command is received by the memory controller,

wherein the host is configured to: in a training operation of the memory device, the write command is provided to the memory device without the address signal.

11. The data processing system of claim 10, wherein the host is configured to: in a normal write operation of the memory device, the address signal and the write command are provided to the memory device.

12. The data processing system of claim 10, wherein the storage device comprises a non-volatile dual in-line memory module, and

wherein the at least one memory includes a non-volatile memory and a volatile memory.

13. The data processing system of claim 10, wherein the storage device is configured to: storing the data provided from the host in the memory controller according to a training mode signal when the write command is input regardless of input of the address signal.

14. The data processing system of claim 10, wherein the storage device is configured to:

storing the data provided from the host in the memory controller according to an input of the write command regardless of an input of the address signal when a training mode signal is activated, an

Storing the data provided from the host in the at least one memory according to an address recognition command generated according to an input of the address signal and an input of the write command when the training mode signal is deactivated.

15. The data processing system of claim 10, wherein the memory controller comprises:

a command decoder configured to generate the write command, address recognition command, or mode register command by decoding the command/address signal provided via the shared pin according to a clock signal;

a flip-flop configured to latch the write command according to the clock signal;

a mode register set configured to generate a training mode signal according to the mode register command;

a first logic circuit configured to perform a logic operation on the address recognition command and the training mode signal and output an output signal; and

a second logic circuit configured to generate an internal write signal according to a write command latched in the flip-flop and the output signal of the first logic circuit.

16. The data processing system of claim 15, further comprising:

a register array configured to: storing the data provided from the host before the data provided from the host is written to the at least one memory when the internal write signal is activated, or storing the data output from the at least one memory before the data output from the at least one memory is transmitted to the host in a read operation.

Technical Field

Various embodiments relate generally to a semiconductor circuit, and more particularly, to a memory device and a data processing system including the same.

Background

Memory devices (e.g., memory modules including a memory chip or chips and a memory controller) basically need to perform training operations to provide stable input/output connections with an associated device (e.g., a host).

The training operation may be performed on the memory chip or the memory controller, and may be performed by repeating the read operation or the write operation.

The host may control the training operation of the storage device through a predetermined command.

Disclosure of Invention

In one embodiment, a storage device may include: at least one memory; and a memory controller configured to receive an address signal and a command via a shared pin, and store data provided from an external source within the memory controller when a write command is input without the address signal.

In one embodiment, a storage device may include: at least one memory; and a memory controller configured to control the at least one memory, wherein the memory controller comprises: a command decoder configured to generate a write command, an address recognition command, or a mode register command by decoding a command/address signal provided via the shared pin according to a clock signal; a flip-flop configured to latch a write command according to a clock signal; a mode register set configured to generate a training mode signal according to a mode register command; a first logic circuit configured to perform a logic operation on the address recognition command and the training mode signal and output an output signal; and a second logic circuit configured to generate an internal write signal according to the signal latched in the flip-flop and an output signal of the first logic circuit.

In one embodiment, a data processing system may include: a memory device including at least one memory and a memory controller for controlling the at least one memory and configured to receive address signals and commands via shared pins and to store data provided from a host in the at least one memory or the memory controller when a write command is received by the memory controller; wherein the host is configured to: in a training operation of the memory device, a write command is provided to the memory device without an address signal.

Drawings

Fig. 1 is a diagram showing the configuration of a data processing system according to one embodiment.

Fig. 2 is a diagram showing a configuration of the memory controller of fig. 1.

Fig. 3 is a diagram illustrating a training operation control method according to an embodiment.

Fig. 4 is a diagram showing a configuration of a data processing system according to another embodiment.

Fig. 5 is a diagram showing a configuration of the memory controller of fig. 4.

Fig. 6 is a diagram illustrating a training operation control method according to another embodiment.

Detailed Description

Hereinafter, a storage device and a data processing system including the same will be described by various examples of embodiments with reference to the accompanying drawings.

Embodiments according to the concepts of the present disclosure may be modified in various ways and have various shapes. Accordingly, embodiments are shown in the drawings and are intended to be described in detail herein. However, the embodiments according to the concept of the present disclosure should not be construed as being limited to the specified disclosure, and include all changes, equivalents, or substitutions without departing from the spirit and technical scope of the present disclosure.

Although terms such as "first" and "second" may be used to describe various components, these components must not be understood as being limited to the above terms. The above terms are only used to distinguish one component from another component. For example, a first component could be termed a second component, and, similarly, a second component could be termed a first component, without departing from the scope of the present disclosure.

The terminology used in the present application is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. The singular forms in this disclosure are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that terms such as "including" or "having," etc., are intended to indicate the presence of the features, numbers, operations, actions, components, parts, or combinations thereof disclosed in the specification, and are not intended to preclude the possibility that one or more other features, numbers, operations, actions, components, parts, or combinations thereof may be present or may be added.

A storage device capable of stably and simply controlling a training operation and a data processing system including the same are described herein.

Fig. 1 is a diagram showing the configuration of a data processing system according to one embodiment.

Referring to fig. 1, a data processing system 100 according to an embodiment may include a storage device 200 and a host 500.

The memory device 200 may be a memory module.

For example, the memory device 200 may be a non-volatile dual in-line memory module (NVDIMM).

NVDIMMs can be classified as NVDIMM-P, NVDIMM-N and NVDIMM-F.

For example, NVDIMM-P is a random access memory for computer systems that may include a volatile portion that loses previously stored information when power is removed and a non-volatile portion that retains previously stored information even when power is removed (e.g., unexpected power failure, system crash, or regular shutdown). NVDIMM-P may include flash memory (e.g., NAND flash memory or ZNAND flash memory) as non-volatile memory and Dynamic Random Access Memory (DRAM) as volatile memory.

The memory device 200 may include a memory controller 300 and a plurality of memories 400.

The plurality of memories 400 may include a nonvolatile memory such as a NAND flash memory and a volatile memory such as a DRAM.

Among the plurality of memories 400, some may include a nonvolatile memory (NAND flash memory), and others may include a volatile memory (DRAM).

The memory controller 300 may receive a clock signal CLK and a command/address signal C/a from the host 500.

The memory controller 300 may receive data DQ from the host 500 and transmit data output from the plurality of memories 400 to the host 500.

The host 500 may share a predetermined pin (not shown) for transmission of the command and address signals without using the pin for the address signal and the command, respectively, and transmit the command/address signal C/a to the memory controller 300 via the predetermined pin (hereinafter, referred to as a shared pin).

The word "predetermined" as used herein with respect to the number and location of pins refers to a determination of the number of pins before they are used. For some embodiments, the number is determined before the process begins. In other embodiments, the number is determined during the process but before the parameters are used in the process.

The host 500 may send command or address signals to the memory controller 300 via the shared pins based on the clock signal CLK.

The host 500 may provide mode register command and address signals to the memory controller 300 at predetermined times by using the command/address signals C/a, thereby allowing the memory controller 300 to enter the training mode or exit from the training mode to the normal mode.

The host 500 may control a write operation with respect to the memory device 200 by providing a write command and an address recognition command to the memory controller 300 at predetermined times without distinguishing between a training mode and a normal mode by using the command/address signal C/a.

The address recognition command may be a command for allowing the host 500 to recognize that an address signal is provided to the memory controller 300.

Fig. 2 is a diagram showing a configuration of the memory controller of fig. 1.

As shown in fig. 2, the memory controller 300 may include a command decoder 310, a flip-flop 320, a logic circuit 330, a Mode Register Set (MRS)340, and a register array 350.

The command decoder 310 may generate a write command XWT, an address recognition command XADR, or a mode register command MRW by decoding the command/address signal C/a according to the clock signal CLK.

The address identification command XADR may be a command for the host 500 to identify that an address signal is provided to the memory controller 300.

The flip-flop 320 may latch the write command XWT according to the clock signal CLK.

The logic circuit 330 may output the internal write signal iWT by performing an and operation on the signal latched in the flip-flop 320 (i.e., the write command XWT) and the address identification command XADR.

In such embodiments, the command decoder 310 and the flip-flop 320 operate based on the clock signal CLK. Accordingly, when the write command XWT is activated to a high level and the address recognition command XADR is activated to a high level after one cycle time 1tCK of the clock signal CLK, a high level may be applied to both input terminals of the logic circuit 330 so that the internal write signal iWT may be activated.

MRS 340 may activate training mode signal TRNM to a high level or deactivate training mode signal TRNM to a low level according to the mode register command MRW.

The training mode signal TRNM is a signal for allowing the memory controller 300 to enter a training mode, and may be used in internal circuit components of the memory controller 300.

In a write operation, the register array 350 may store data provided from the host 500 before the data is written into the memory 400. In a read operation, the register array 350 may also store data output from the memory 400 before the data is sent to the host 500.

In a normal write operation, data provided from the host 500 may be written into the memory 400 via the register array 350.

However, in a write operation, data provided from host 500 may be stored in register array 350 according to a training pattern. The data may then be sent back to the host 500 in a subsequent read operation.

When the internal write signal iWT is asserted, the register array 350 may perform a data store operation.

Meanwhile, the address signal (provided from the host 500 as the command/address signal C/a) may be processed by other circuit components of the memory controller 300, such as an address decoder and the like. The address signal may be used for write operations and read operations. Illustration and description of this configuration will be omitted.

Fig. 3 is a diagram illustrating a training operation control method according to an embodiment.

As shown in fig. 3, the host 500 may provide a write command XWT and an address identification command XADR to the memory controller 300 at intervals of one cycle time 1tCK based on the clock signal CLK.

When both the write command XWT and the address recognition command XADR are activated, the memory controller 300 may write data DQ provided by the host 500 into the register array 350 after a predetermined time (CWL: CAS latency).

As described above, in a normal write operation, data DQ supplied from the host 500 can be written into the memory 400 via the register array 350.

However, in the write operation, data DQ supplied from the host 500 may be stored in the register array 350 according to the training mode (i.e., when the memory controller 300 enters the training mode according to the training mode signal TRNM). The data may then be sent back to the host 500 in a subsequent read operation.

In the training mode, the write operation may be repeated multiple times, and for each write operation, the host 500 may provide the write command XWT and the address recognition command XADR to the memory controller 300 at intervals of one cycle time 1 tCK.

Fig. 4 is a diagram showing a configuration of a data processing system according to another embodiment.

Referring to FIG. 4, a data processing system 101 according to another embodiment may include a storage device 201 and a host 501.

The storage 201 may be a memory module.

For example, the storage 201 may be an NVDIMM.

NVDIMMs can be classified as NVDIMM-P, NVDIMM-N and NVDIMM-F.

The storage 201 may include a memory controller 301 and a plurality of memories 401.

The plurality of memories 401 may include a nonvolatile memory such as a NAND flash memory and a volatile memory such as a DRAM.

Among the plurality of memories 401, some may include a nonvolatile memory (NAND flash memory), and others may include a volatile memory (DRAM).

The memory controller 301 may receive a clock signal CLK and a command/address signal C/a from the host 501.

The memory controller 301 may receive data DQ from the host 501 and transmit data output from the plurality of memories 401 to the host 501.

The host 501 may share a predetermined pin (not shown) for transmission of a command and an address signal without using a pin for the address signal and the command, respectively, and transmit a command/address signal C/a to the memory controller 301 via the predetermined pin (hereinafter, referred to as a shared pin).

The host 501 may send command or address signals to the memory controller 301 via the shared pins based on the clock signal CLK.

The host 501 may provide mode register command and address signals to the memory controller 301 at predetermined times by using the command/address signals C/a, thereby allowing the memory controller 301 to enter or exit from the training mode to the normal mode.

In the normal mode, the host 501 may control a write operation with respect to the memory device 201 by providing a write command and an address recognition command to the memory controller 301 at a predetermined time using the command/address signal C/a.

The address recognition command may be a command for allowing the host 501 to recognize that an address signal is supplied to the memory controller 301.

In one embodiment, in the normal mode, since it is not possible to simultaneously transmit command and address signals due to the use of the shared pin, the host 501 may control a write operation to the memory device 201 by providing a write command and an address recognition command to the memory controller 301 at a predetermined time.

However, in the training mode, since data for a training operation is stored in the memory controller 301 (e.g., a register) instead of the memory 401, an address signal is not required. That is, the address recognition command may not be provided to the memory controller 301. In other words, in the training mode, the host 501 may provide only a write command without an address recognition command (address signal) to the memory controller 301, thereby controlling a write operation to the memory device 201.

Thus, in the normal mode, the host 501 provides a write command and an address identification command so that data provided by the host 501 can be written in the plurality of memories 401 of the storage apparatus 201. In the training mode, the host 501 provides only a write command without an address recognition command so that data provided by the host 501 can be written into the memory controller 301.

Fig. 5 is a diagram showing a configuration of the memory controller of fig. 4.

Referring to fig. 5, the memory controller 301 may include a command decoder 311, a flip-flop 321, a Mode Register Set (MRS)341, a register array 351, a first logic circuit 360, and a second logic circuit 370.

The command decoder 311 may generate the write command XWT, the address recognition command XADR, or the mode register command MRW by decoding the command/address signal C/a according to the clock signal CLK.

The address identification command XADR may be a command that allows the host 501 to identify that an address signal is provided to the memory controller 301.

The flip-flop 321 may latch the write command XWT according to the clock signal CLK.

MRS 341 may activate training mode signal TRNM to a high level or deactivate training mode signal TRNM to a low level according to the mode register command MRW.

The training mode signal TRNM is a signal for allowing the memory controller 301 to enter a training mode, and may be used in a circuit component of the memory controller 301 related to an internal training mode.

The first logic circuit 360 may perform an or operation based on the address recognition command XADR and the training mode signal TRNM to output an or operation result.

The second logic circuit 370 may output the internal write signal iWT by performing an and operation based on the signal (write command XWT) latched in the flip-flop 321 and the output signal of the first logic circuit 360.

In such an embodiment, the command decoder 311 and the flip-flop 321 operate based on the clock signal CLK. Accordingly, when the write command XWT is activated to a high level and the training mode signal TRNM or the address recognition command XADR is activated to a high level after one cycle time 1tCK of the clock signal CLK, the high level is applied to both input terminals of the second logic circuit 370, so that the internal write signal iWT may be activated.

In the normal mode, since the training mode signal TRNM is deactivated to a low level, the training mode may be activated when the write command XWT is activated to a high level and the address recognition command XADR is activated to a high level after one cycle time 1tCK of the clock signal CLK, thereby activating the internal write signal iWT.

In the training mode, since the training mode signal TRNM has been activated to the high level, only the write command XWT is activated to the high level to activate the internal write signal iWT because the output of the first logic circuit 360 will be the high level regardless of the logic level of the address recognition command XADR.

The register array 351 may store data provided from the host 501 in a write operation before the data is written to the memory 401. The register array 351 may also store data output from the memory 401 in a read operation before the data is sent to the host 501.

In a normal write operation, data supplied from the host 501 may be written into the memory 401 via the register array 351.

However, in a write operation, data provided from the host 501 may be stored in the register array 351 according to a training pattern. The data may then be sent back to the host 501 in a subsequent read operation.

When the internal write signal iWT is asserted, the register array 351 may perform a data store operation.

Meanwhile, the address signal (provided from the host 501 as the command/address signal C/a) may be processed by other circuit components of the memory controller 301, such as an address decoder and the like. The address signal may be used for write operations and read operations. Illustration and description of this configuration will be omitted.

Fig. 6 is a diagram illustrating a training operation control method according to another embodiment.

Referring to fig. 6, the host 501 may provide the command/address signal C/a to the memory controller 301, thereby activating the training mode signal TRNM to a high level and allowing the memory controller 301 to enter the training mode.

In a state where the memory controller 301 enters the training mode, the host 501 supplies only the write command XWT to the memory controller 301 based on the clock signal CLK.

When the write command XWT is activated, the memory controller 301 may write data DQ supplied from the host 501 into the register array 351 after a predetermined time (CWL: CAS latency).

In a subsequent read operation, the data stored in the register array 351 may be sent back to the host 501.

In the training mode, the write operation may be repeated a plurality of times, and for each write operation, the host 501 may provide only the write command XWT to the memory controller 301 so that the write operation in the training mode may be completed.

Meanwhile, a normal write operation may be performed in the same manner as shown in fig. 3, and data DQ supplied by the host 501 may be written into the memory 401 via the register array 351.

While various embodiments have been described above, those skilled in the art will appreciate that the described embodiments are merely examples. Thus, the storage devices and data processing systems including the same described herein should not be limited based on the described embodiments.