阅读说明：本技术 高压集成电路及其输出控制电路 (High-voltage integrated circuit and output control circuit thereof ) 是由 曾恺亮 刘杰 于 2020-04-30 设计创作，主要内容包括：本发明提供一种高压集成电路及其输出控制电路,输出控制电路包括第一信号锁定模块、第二信号锁定模块以及控制信号生成模块,通过在第一信号锁定模块的基础上设置控制信号生成模块和第二信号锁定模块,在故障信号为无效信号且输入信号为高电平信号时,根据控制信号生成模块输出的控制信号和第一信号锁定模块的输出信号生成锁定信号,使输出控制电路的的输出信号持续为第一预设电平信号,避免了高压集成电路从故障状态恢复时,故障信号在输入信号的高电平末端从高电平变为低电平产生尖刺信号造成电路的不稳定的问题。(The invention provides a high-voltage integrated circuit and an output control circuit thereof, wherein the output control circuit comprises a first signal locking module, a second signal locking module and a control signal generating module, the control signal generating module and the second signal locking module are arranged on the basis of the first signal locking module, when a fault signal is an invalid signal and an input signal is a high-level signal, a locking signal is generated according to the control signal output by the control signal generating module and the output signal of the first signal locking module, so that the output signal of the output control circuit is continuously a first preset level signal, and the problem that when the high-voltage integrated circuit is recovered from a fault state, the fault signal is changed from a high level terminal to a low level terminal of the input signal to generate a spike signal to cause the instability of the circuit is avoided.)

1. An output control circuit of a high voltage integrated circuit, comprising:

the first signal locking module is connected with an input signal at a first signal input end and a fault signal at a second signal input end and used for locking an output signal of the output control circuit into a first preset level signal when the fault signal is an invalid signal and the input signal is a low level signal;

a control signal generating module, a signal input end of which is connected with the input signal, and is used for generating a first control signal and a second control signal according to the input signal;

and the second signal locking module is used for generating a third control signal according to the first control signal, the second control signal, the first output signal of the first signal locking module and the second output signal of the first signal locking module when the fault signal is an invalid signal and the input signal is a high level signal, and controlling the first signal locking module through the third control signal to lock the output signal of the output control circuit into a first preset level signal.

2. The output control circuit of claim 1, wherein the first signal locking module is further configured to lock the output signal of the output control circuit to a first preset level signal when the fault signal is a valid signal.

3. The output control circuit of claim 1, wherein the second signal locking module is further configured to generate a third control signal according to the first control signal, the second control signal, the first output signal of the first signal locking module, and the second output signal of the first signal locking module when the fault signal is an invalid signal and the input signal is a low-level signal to transition to a high-level signal, and control the first signal locking module through the third control signal to transition the output signal of the output control circuit to a second preset-level signal.

4. The output control circuit of claim 1, wherein the second signal locking module is further configured to maintain the output signal of the output control circuit as a second predetermined level signal when the fault signal is an invalid signal and the input signal is a low level signal and a high level signal is maintained after the input signal is a low level signal and a high level signal is converted.

5. The output control circuit of claim 1, wherein the control signal generating module is configured to delay the input signal to obtain a first control signal, and perform inverse transformation on the first control signal to obtain a second control signal.

6. The output control circuit of claim 1, wherein the first signal output terminal of the first signal locking module is connected to the first signal input terminal of the second signal locking module, the second signal output end of the first signal locking module is connected with the second signal input end of the second signal locking module, a third signal input end and a fourth signal input end of the second signal locking module are both connected with the first signal output end of the control signal generating module, a fifth signal input end and a sixth signal input end of the second signal locking module are both connected with a second signal output end of the control signal generating module, the signal output end of the second signal locking module is connected with the third signal input end of the first signal locking module, and the second signal output end of the first signal locking module is the signal output end of the output control circuit.

7. The output control circuit of claim 6, wherein the first signal locking module comprises an inverter INV6, an inverter INV7, an AND gate AND1, AND a NOR gate NOR1, a first signal input of said AND gate AND1 is a first signal input of said first signal locking block, the signal input end of the inverter INV6 is the second signal input end of the first signal locking module, a signal output end of the inverter INV6 is connected to a second signal input end of the AND gate AND1, a signal output end of the AND gate AND1 is connected to a signal input end of the inverter INV7 AND constitutes a first signal output end of the first signal locking block, a signal output terminal of the inverter INV7 is connected to a second signal input terminal of the NOR gate NOR1, the signal output terminal of the NOR gate NOR1 is the second signal output terminal of the first signal locking module.

8. The output control circuit of claim 6, wherein the control signal generating module comprises a delay BUF1 and an inverter INV1, a signal input terminal of the delay BUF1 is a signal input terminal of the control signal generating module, a signal output terminal of the delay BUF1 is connected to a signal input terminal of the inverter INV1 and constitutes a first signal output terminal of the control signal generating module, and a signal output terminal of the inverter INV1 is a second signal output terminal of the control signal generating module.

9. The output control circuit of claim 6, wherein the second signal locking module comprises an inverter INV2, an inverter INV3, an inverter INV4, an inverter INV5 and a NAND gate NAND1, a high level signal is inputted to a first signal input terminal of the inverter INV2, a fifth signal input terminal of the inverter INV2 is connected to a second signal input terminal of the second signal locking module, a signal output terminal of the inverter INV2 is connected to a signal input terminal of the inverter INV3 and a signal output terminal of the NAND gate NAND1, a signal output terminal of the inverter INV3 is connected to a first signal input terminal of the NAND gate 1 and a signal input terminal of the inverter INV4, a second signal input terminal of the NAND gate 1 is a first signal input terminal of the second signal locking module, and a third signal input terminal of the NAND gate 1 is a third signal input terminal of the second signal locking module, the first signal output end of the inverter INV4 is connected to the signal output end of the inverter INV5 and constitutes the signal output end of the second signal locking module, the second signal input end of the inverter INV4 is the fourth signal input end of the second signal locking module, the first signal input end of the inverter INV5 is the second signal input end of the second signal locking module, and the second signal input end of the inverter INV5 is the sixth signal input end of the second signal locking module.

10. A high voltage integrated circuit comprising the output control circuit of any of claims 1 to 9.

Technical Field

The invention belongs to the technical field of integrated circuits, and particularly relates to a high-voltage integrated circuit and an output control circuit thereof.

Background

The high-voltage integrated circuit technology is an indispensable technology in the modern power electronic technology field, and is increasingly applied to the driving field of power MOSFETs and IGBTs. The high-voltage integrated circuit is a grid drive circuit consisting of various protection circuits, a low-voltage control circuit and a high-voltage power device, controls the power device to be switched on and off after PWM signals are processed by the high-voltage integrated circuit, and completes the conversion of power and the process of controlling strong current by weak current, so that the high-voltage integrated circuit is a technology for perfectly combining power electronics and semiconductor technology, obviously improves the integration level and stability of the whole machine, and has the advantages of high integration density, small volume, high speed, low power consumption and the like, and the high-voltage integrated circuit gradually replaces the traditional discrete device to become a trend.

The high-voltage integrated circuit is possibly influenced by various factors and is in an abnormal working state such as undervoltage and overcurrent, and the risk of device damage is greatly increased when the power device switch is continuously driven in the abnormal working state. Therefore, the high-voltage integrated circuit needs a control circuit to perform fault protection, so that the high-voltage integrated circuit can shield the input control signal and turn off the power device when the protection circuits such as undervoltage and overcurrent detect abnormal states.

When the high-voltage integrated circuit works, the internal control signal is maintained above a certain width, because the output becomes unstable due to the spike signal with too short duration, which causes the power device driven by the spike signal to generate false switching, and in severe cases, the spike signal has the risk of short circuit explosion. The driving output of the high-voltage integrated circuit is determined by the input signal and the fault protection circuit, so that the possibility of generating short pulse signals is reduced as much as possible when the control circuit is designed, and the stability and the reliability of the circuit are improved.

As shown IN fig. 1, a conventional fault signal control circuit for a high voltage integrated circuit includes an inverter INV1, an inverter INV2, and a NAND gate NAND1, where an input signal IN is generated by an external input signal passing through a filter circuit IN the high voltage integrated circuit, and a fault signal SD is generated by an undervoltage protection circuit, an overcurrent protection circuit, and the like IN the high voltage integrated circuit. When the high-voltage integrated circuit normally works, the fault signal SD is at a low level, so that the output OUT of the control circuit changes along with the change of the input signal IN, thereby controlling the power device to switch. When the high-voltage integrated circuit is IN an abnormal working state and an internal protection circuit generates a fault signal, the fault signal SD is changed into high level, meanwhile, the input signal IN is shielded due to the function of the NAND gate 1, no matter the state of the input signal IN, the output is locked to be low, and the power device is controlled to be turned off, so that the protection function is achieved.

However, the conventional control circuit has a large risk of generating a short pulse signal. The reason is as follows: when the high-voltage integrated circuit recovers from the fault state, if the fault signal changes from the high level to the low level at the end of the high level of the input signal, the output signal will be high temporarily, and then the input signal changes to the low level and falls, so that short pulses are generated, and the instability of the output signal is caused, namely the problem that the output signal is unstable due to the generation of short pulse spike signals when the high-voltage integrated circuit recovers from the fault state exists in the prior art.

Disclosure of Invention

The invention aims to provide a high-voltage integrated circuit and an output control circuit thereof, and aims to solve the problem that an output signal is unstable due to a short pulse spike signal generated when the high-voltage integrated circuit is recovered from a fault state in the prior art.

The present invention is achieved in such a way that, in a first aspect, there is provided an output control circuit for a high voltage integrated circuit, including:

the first signal locking module is connected with an input signal at a first signal input end and a fault signal at a second signal input end and used for locking an output signal of the output control circuit into a first preset level signal when the fault signal is an invalid signal and the input signal is a low level signal;

a control signal generating module, a signal input end of which is connected with the input signal, and is used for generating a first control signal and a second control signal according to the input signal;

and the second signal locking module is used for generating a third control signal according to the first control signal, the second control signal, the first output signal of the first signal locking module and the second output signal of the first signal locking module when the fault signal is an invalid signal and the input signal is a high level signal, and controlling the first signal locking module through the third control signal to lock the output signal of the output control circuit into a first preset level signal.

A second aspect of the invention provides a high voltage integrated circuit, which comprises the above output control circuit.

The invention provides a high-voltage integrated circuit and an output control circuit thereof.A control signal generation module and a second signal locking module are arranged, when a fault signal is an invalid signal and an input signal is a high-level signal, a locking signal is generated according to the control signal output by the control signal generation module and the output signal of a first signal locking module, so that the output signal of the output control circuit is continuously a first preset level signal, and the problem that the fault signal generates a spike signal at the tail end of the high level of the input signal when the high-voltage integrated circuit is recovered from a fault state, so that the circuit is unstable is solved.

Drawings

Fig. 1 is a circuit diagram of an output control circuit of a high voltage integrated circuit provided in the prior art;

fig. 2 is a schematic block diagram of an output control circuit of a high voltage integrated circuit according to an embodiment of the present invention;

FIG. 3 is a circuit diagram of an output control circuit of a high voltage integrated circuit according to another embodiment of the present invention;

fig. 4 is a graph illustrating a relationship between time and an output voltage of an output control circuit of a high voltage integrated circuit according to an embodiment of the present invention.

Detailed Description

In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.

The following detailed description of implementations of the invention refers to the accompanying drawings in which:

fig. 2 shows an output control circuit of a high voltage integrated circuit according to an embodiment of the present invention, and for convenience of description, only the relevant portions of the embodiment are shown, and the detailed description is as follows:

an embodiment of the present invention provides an output control circuit of a high voltage integrated circuit, as shown in fig. 2, including:

the first signal locking module 1 is provided with a first signal input end connected with an input signal IN, a second signal input end connected with a fault signal SD, and is used for locking an output signal OUT of the output control circuit into a first preset level signal when the fault signal SD is an invalid signal and the input signal is a low level signal;

a control signal generating module 2, a signal input end of which is connected with an input signal IN, and is used for generating a first control signal X and a second control signal XB according to the input signal IN;

the second signal locking module 3 is configured to generate a third control signal according to the first control signal X, the second control signal XB, the first output signal of the first signal locking module 1, and the second output signal of the first signal locking module 1 when the fault signal SD is an invalid signal and the input signal IN is a high level signal, and control the first signal locking module 1 through the third control signal to lock the output signal OUT of the output control circuit to be a first preset level signal.

Wherein, the input signal IN may be a high-level signal or a low-level signal, the fault signal SD may also be a high-level signal or a low-level signal, when the high-voltage integrated circuit is not faulty, the fault signal SD is an invalid signal, which is usually a low-level signal, when the high-voltage integrated circuit is faulty, the fault signal SD is an active signal, which is usually a high-level signal, the first signal locking module 1 is configured to output a fixed-level signal when the input signal IN and the fault signal SD are preset-level signals, and lock the output signal OUT of the output control circuit to the first preset-level signal when the fault signal SD is an invalid signal and the input signal IN is a low-level signal, for example, when the first preset-level input signal IN is a low-level signal, the first signal locking module 1 may be configured to include an inverter, an and gate, and a nor gate, and the output signal OUT of the output control circuit is a low level signal by setting the number of the inverters, the and gates and the nor gates, and further, the first signal locking module 1 is further configured to lock the output signal OUT of the output control circuit as a first preset level signal when the fault signal SD is a valid signal, that is, the output of the output control circuit can be a low level signal by setting the inverters, the and gates and the nor gates when the fault signal SD is a high level signal.

The control signal generating module 2 is configured to process an input signal IN, obtain a first control signal X by delaying an input signal, and obtain a second control signal XB by performing inverse transformation on the first control signal X.

Wherein, the second signal locking module 3 is configured to generate a locking signal according to the control signal output by the control signal generating module 2 and the output signal of the first signal locking module 1 when the fault signal SD is an invalid signal and the input signal IN is a high level signal, and lock the output signal of the first signal locking module 1 to be a first preset level signal by the locking signal, for example, the second signal locking module 3 generates a high level signal according to the control signal output by the control signal generating module 2 and the output signal of the first signal locking module 1, a nor gate is provided IN the first signal locking module, one end of the nor gate is connected to the output end of the first signal locking module 1, and since the nor gate has one end that is a high level signal and is obtained by delaying the input signal IN when the control signal is input, it is possible to make the output signal of the first signal locking module be a low level signal, even if the input signal IN of the first signal locking module is changed, the output signal OUT of the output control circuit is still maintained as a low level signal.

The application provides a high voltage integrated circuit's output control circuit's technological effect lies in: by arranging the control signal generating module 2 and the second signal locking module 3, when the fault signal SD is an invalid signal and the input signal IN is a high level signal, the locking signal is generated according to the control signal output by the control signal generating module 2 and the output signal of the first signal locking module 1, so that the output signal of the output control circuit is continuously a first preset level signal, and the problem that the fault signal SD generates a spike signal at the tail end of the high level of the input signal IN from the high level to the low level to cause instability of the circuit when the high-voltage integrated circuit is recovered from a fault state is avoided.

As an embodiment, the second signal locking module 3 is further configured to generate a third control signal according to the first control signal X, the second control signal XB, the first output signal of the first signal locking module 1 and the second output signal of the first signal locking module 1 when the fault signal SD is an invalid signal and the input signal IN is a low-level signal converted into a high-level signal, and control the first signal locking module 1 through the third control signal to convert the output signal OUT of the output control circuit into a second preset-level signal.

When the input signal IN is a low-level signal and a high-level signal, it means that the first signal locking module receives a rising edge signal, the second signal locking module 3 outputs a low-level signal, and the first signal locking module outputs a high-level signal by matching with an internal signal of the first signal locking module.

Further, the second signal locking module 3 is further configured to maintain the output signal OUT of the output control circuit as a second preset level signal when the fault signal SD is an invalid signal and the input signal IN is a high level signal after being converted from a low level signal to a high level signal.

When the input signal IN is converted from a low-level signal to a high-level signal and maintains the high-level signal, the output signal OUT of the output control circuit is maintained as the high-level signal according to the internal structure of the first signal locking module.

The technical effects of the embodiment are as follows: when the fault signal SD is an effective signal, the output control circuit enters a protection state, the limitation of the output control circuit is not immediately removed along with the reset of the fault signal SD, but the output of the output control circuit is recovered to a normal output state until the next input signal IN is a rising edge, the risk of short pulse spike signal output caused by fault recovery is avoided, and therefore the working reliability of the high-voltage integrated circuit is improved.

As an implementation manner, the connection relationship of each module in the output control circuit is: the first signal output end of the first signal locking module 1 is connected with the first signal input end of the second signal locking module 3, the second signal output end of the first signal locking module 1 is connected with the second signal input end of the second signal locking module 3, the third signal input end and the fourth signal input end of the second signal locking module 3 are both connected with the first signal output end of the control signal generating module 2, the fifth signal input end and the sixth signal input end of the second signal locking module 3 are both connected with the second signal output end of the control signal generating module 2, the signal output end of the second signal locking module 3 is connected with the third signal input end of the first signal locking module 1, and the second signal output end of the first signal locking module 1 is the signal output end of the output control circuit.

As an embodiment, for the first signal locking module 1, as shown in fig. 3, the first signal locking module 1 includes an inverter INV6, an inverter INV7, an AND gate AND1, AND a NOR gate NOR1, a first signal input terminal of the AND gate AND1 is a first signal input terminal of the first signal locking module 1, a signal input terminal of the inverter INV6 is a second signal input terminal of the first signal locking module 1, a signal output terminal of the inverter INV6 is connected to a second signal input terminal of the AND gate AND1, a signal output terminal of the AND gate AND1 is connected to a signal input terminal of the inverter INV7 AND constitutes a first signal output terminal of the first signal locking module 1, a signal output terminal of the inverter INV7 is connected to a second signal input terminal of the NOR1, AND a signal output terminal of the NOR gate NOR1 is a second signal output terminal of the first signal locking module 1.

When the high voltage integrated circuit is IN a normal operation state, the fault signal SD is IN a low level state, AND when the input signal IN is IN a low level, the output signal of the AND gate AND1 is a low level signal, the output of the inverter INV7 is a high level signal, AND the output of the NOR gate NOR1 is also IN a low level state, so the output OUT of the output control circuit is fixed to a low level signal at this time.

When the high-voltage integrated circuit is in an abnormal operating state, the fault signal SD is in a high level state, the high-voltage integrated circuit enters a protection state, the output signal of the AND gate AND1 is a low level signal, the output signal of the inverter INV7 is a high level signal, the output of the NOR gate NOR1 is also in a low level state, AND the output OUT of the output control circuit is fixed to a low level signal.

As an embodiment, for the control signal generating module 2, as shown in fig. 3, the control signal generating module 2 includes a delay BUF1 and an inverter INV1, a signal input terminal of the delay BUF1 is a signal input terminal of the control signal generating module 2, a signal output terminal of the delay BUF1 is connected to a signal input terminal of the inverter INV1 and constitutes a first signal output terminal of the control signal generating module 2, and a signal output terminal of the inverter INV1 is a second signal output terminal of the control signal generating module 2.

The input signal IN is delayed by the delay BUF1 to obtain the first control signal X, and the first control signal X is inverted by the inverter INV1 to obtain the second control signal XB.

For the second signal locking module 3, as an implementation manner, the second signal locking module 3 includes an inverter INV2, an inverter INV3, an inverter INV4, an inverter INV5, and a NAND gate NAND1, a first signal input terminal of the inverter INV2 receives a high level signal, a second signal input terminal of the inverter INV2 is a fifth signal input terminal of the second signal locking module 3, a signal output terminal of the INV2 is connected to a signal input terminal of the inverter INV3 and a signal output terminal of the NAND gate 1, a signal output terminal of the inverter INV3 is connected to a first signal input terminal of the NAND gate NAND1 and a signal input terminal of the inverter INV4, a second signal input terminal of the NAND gate 1 is a first signal input terminal of the second signal locking module 3, a third signal input terminal of the NAND gate 1 is a third signal input terminal of the second signal locking module 3, a first signal output terminal of the inverter INV4 is connected to a signal output terminal of the inverter INV5 and constitutes a signal output terminal of the second signal locking module 3, the second signal input terminal of the inverter INV4 is the fourth signal input terminal of the second signal locking module 3, the first signal input terminal of the inverter INV5 is the second signal input terminal of the second signal locking module 3, and the second signal input terminal of the inverter INV5 is the sixth signal input terminal of the second signal locking module 3.

When the input signal IN is a high level signal, the output signal of the AND gate AND1 is a high level signal, AND the output signal of the inverter INV7 is a low level signal, AND at this time, the NAND gate NAND1 IN the second signal locking module 3 is equivalent to the inverter input to the output terminal of the inverter INV3, or the NOR gate NOR is equivalent to the inverter input determined by the inverter INV 4. In this state, the inverter INV2, the inverter INV3, the NAND gate NAND1, the inverter INV4, the inverter INV5, and the NOR gate NOR1 together constitute an edge flip-flop which is triggered by a rising edge of the first control signal X and whose input is fixed to the high level VCC. Since the first control signal X and its inverted signal XB are delayed from the input signal IN, the output control circuit will only be high when the input signal IN rises, and the output will be high when the rising edge of the first control signal X occurs, and when the input signal IN is stable at high, the circuit will latch and maintain the output state of OUT.

As shown IN fig. 4, for comparison of simulation results of the prior art and the present invention, the output control circuit of the present invention outputs OUT1, and the existing protection control circuit outputs OUT2, both of which use the same input signal IN and fault signal SD, and it can be known from comparison that the output control circuit of the present invention avoids the narrow pulse output at the moment of the falling of the fault signal SD by optimizing the logic.

Compared with the prior art, the technical scheme of the application has the advantage that the risk of generating the short pulse spike signal due to fault recovery is avoided. When a conventional protection control circuit recovers from a fault state, if a fault signal changes from a high level to a low level at the end of a high level of an input signal, a spike signal may be generated, which may cause the circuit to be unstable. The output control circuit limits the release time of the protection state to the rising edge of the input signal after the fault signal disappears by optimizing logic, so that the risk is avoided.

The invention also provides a high-voltage integrated circuit which comprises the temperature detection circuit.

It should be noted that, since the high-voltage integrated circuit provided in the embodiment of the present invention includes the temperature detection circuit shown in fig. 3, reference may be made to the foregoing detailed description about fig. 3 for a specific working principle of the high-voltage integrated circuit provided in the embodiment of the present invention, and details are not repeated here.

The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents and improvements made within the spirit and principle of the present invention are intended to be included within the scope of the present invention.