阅读说明：本技术 构件半导体结构 (Component semiconductor structure ) 是由 M·科尼尔斯 M-C·韦基 于 2020-01-14 设计创作，主要内容包括：一种具有半导体层的构件半导体结构,半导体层具有正侧和背侧,在正侧上构造至少一个集成电路,在背侧上构造彼此材料锁合地连接的第一氧化物层和第二氧化物层,设置具有表面和背面的单片构造的半导体本体,半导体本体布置构造在表面和背面之间的传感器区域,传感器区域具有三维等向性霍尔传感器结构,霍尔传感器结构从掩埋的下方面延伸至上侧,在表面上构造至少三个第一高掺杂半导体接通区域,在下方面上分别构造至少三个第二高掺杂半导体接通区域,每个第一半导体接通区域借助对应的第一连接接通部连接,每个第二半导体接通区域借助对应的第二连接接通部连接,在垂直于表面的投影中第一半导体接通区域相对与第二半导体接通区域错位地布置。(A component semiconductor structure having a semiconductor layer, which has a front side and a rear side, on which at least one integrated circuit is formed, on which a first oxide layer and a second oxide layer are formed, which are connected to one another in a material-locking manner, a monolithically formed semiconductor body having a front side and a rear side is provided, which semiconductor body is arranged in a sensor region formed between the front side and the rear side, which sensor region has a three-dimensional isotropic Hall sensor structure, which extends from a lower side to an upper side of a buried layer, on which at least three first highly doped semiconductor contact regions are formed, and on which at least three second highly doped semiconductor contact regions are formed, in each case, each first semiconductor contact region being connected by means of a corresponding first contact, and each second semiconductor contact region being connected by means of a corresponding second contact region, the first semiconductor contact region is arranged offset with respect to the second semiconductor contact region in a projection perpendicular to the surface.)

1. Component semiconductor structure (WF) having a semiconductor layer (HA L S) with a front side (VS) and a back side (RS), wherein at least one integrated circuit (IS) IS formed on the front side (VS) and a first oxide layer IS formed on the back side (RS),

it is characterized in that the preparation method is characterized in that,

providing a monolithically formed semiconductor body (H L K), the semiconductor body (H L K) having a front side (OF) and a rear side (RF), and forming a second oxide layer on the rear side (RF), and connecting the two oxide layers to each other in a material-locking manner by means OF a thermocompression bonding method, wherein a common insulating layer is formed between the semiconductor body (H L K) and the semiconductor layer (HA L S),

a sensor region which is formed between the front side (OF) and the rear side (RF) and has a three-dimensionally isotropic Hall sensor structure (HSENS) is arranged in the semiconductor body (H L K), wherein the Hall sensor structure (HSENS) extends from a buried lower side (UF) to an upper side (OS),

the sensor region of the semiconductor body (H L K) is delimited by a surrounding channel structure (TR),

at least three first highly doped semiconductor contact regions (HG11, HG12, HG13) are formed on the surface (OF) and at least three second highly doped semiconductor contact regions (HG21, HG22, HG23) are formed on the lower side (UF) and are each OF a second conductivity type,

each highly doped first semiconductor connection region (HG11, HG12, HG13) is connected by means of an associated first connection (K11, K12, K13), and each highly doped second semiconductor connection region (HG21, HG22, HG23) is connected by means of an associated second connection (K21, K22, K23),

in a projection perpendicular to the surface (OF), the first semiconductor turn-on regions (HG11, HG12, HG13) are arranged offset with respect to the second semiconductor turn-on regions (HG21, HG22, HG23),

the first (HG11, HG12, HG13) and the second (HG21, HG22, HG23) semiconductor-on-region each have a multiplicity OF rotational symmetries with respect to an axis OF symmetry which is perpendicular to the surface (OF) and lower side (UF) OF the semiconductor body (H L K).

2. The component semiconductor structure (WF) according to claim 1, wherein the semiconductor body (H L K) has a thickness in the sensor region of between 2 μm and 50 μm.

3. Component semiconductor structure (WF) according to claim 1 or 2, characterized in that in the sensor region the ratio of the thickness of the semiconductor body (H L K) to the length comprises a range between 0.6 and 1.4, or comprises a range between 0.8 and 1.2.

4. The component semiconductor structure (WF) according to any one of claims 1 to 3, wherein the second connection vias (K21, K22, K23) each comprise highly doped polysilicon of the second conductivity type or comprise metal.

5. The component semiconductor structure (WF) according to any one of claims 1 to 4, wherein there IS an electrically operative connection of the integrated circuit (IS) with the Hall sensor structure (HSENS).

6. The component semiconductor structure (WF) according to any one of claims 1 to 5, wherein the semiconductor layer (HA L S) HAs a region of a first conductivity type, while the semiconductor body (H L K) is predominantly constructed of a second conductivity type.

7. The component semiconductor structure (WF) according to any one of claims 1 to 6, wherein the first conductivity type is p-type and the second conductivity type is n-type, or the first conductivity type is n-type and the second conductivity type is p-type.

8. The component semiconductor structure (WF) according to any one of claims 1 to 7, wherein the semiconductor body (H L K) and the semiconductor layer (HA L S) have the same lateral extent.

9. The component semiconductor structure (WF) according to any one of claims 1 to 8, wherein a through-going oxide layer (SOI) is formed in the semiconductor layer (HA L S) between the front side (VS) and the Rear Side (RS).

Technical Field

The invention relates to a component semiconductor structure, wherein the component semiconductor structure comprises, starting from a first semiconductor wafer and a second semiconductor wafer, an integrated circuit and a Hall sensor.

Background

DE 102013209514 a1 discloses a three-dimensional hall sensor for detecting spatial magnetic fields, wherein a semiconductor body has at least three electrode pairs, each electrode pair having a first connection on the upper side of the semiconductor body and a second connection on the lower side of the semiconductor body, and the at least three electrode pairs in pairs form at least three four-turn-on structures which are able to measure individual spatial components of the magnetic field by using the hall effect.

A structure comprising a 3D Hall Sensor structure on a printed circuit board is known from the 28 th IEEE International MEMS conference, 2015, 838-.

Garrou et al, Handbook of 3D integration, technology and applications of 3D integrated circuits, Vol.1, Weinheim: different methods for stacking ICs are known from Wiley, 2008, pages 25-44 and 223-And (4) connecting.

Disclosure of Invention

On this background, the object of the invention is to specify an apparatus which improves on the prior art.

This object is achieved by a component semiconductor structure having the features according to the invention. Advantageous embodiments of the invention are respectively preferred embodiments.

In a first subject matter of the invention, a component semiconductor structure having a semiconductor layer is provided.

The semiconductor layer has a front side and a back side, wherein at least one integrated circuit is formed on the front side and at least one oxide layer is formed on the back side.

Furthermore, a monolithically constructed semiconductor body having a front side and a rear side is provided. A second oxide layer is formed on the rear side of the semiconductor body.

The surfaces of the two oxide layers (i.e. the first oxide layer and the second oxide layer) are connected to one another in a material-locking manner by means of a thermocompression bonding process, so that a common insulating layer is formed between the semiconductor body and the semiconductor layer.

A sensor region of the hall sensor structure with three-dimensional isotropy is formed between the front side and the rear side of the semiconductor body, wherein the sensor region preferably has a thickness D.

The sensor region extends from the buried lower side up to the surface of the semiconductor body and has a thickness D here.

At least three first highly doped semiconductor contact regions spaced apart from one another are formed on the surface, and at least three second highly doped semiconductor contact regions spaced apart from one another are formed on the lower side, each of the semiconductor contact regions being of the second conductivity type.

Each highly doped first semiconductor contact region is connected by means of an associated first connection via, and each highly doped second semiconductor contact region is connected by means of an associated second connection via.

In a projection perpendicular to the surface, the first semiconductor contact region is arranged offset with respect to the second semiconductor contact region.

The first semiconductor contact region and the second semiconductor contact region each have multiple rotational symmetries about an axis of symmetry perpendicular to the surface and lower side of the semiconductor body.

It should be noted that the expression "three-dimensional hall sensor structure" is understood in this context as a hall sensor which has an associated extent in the semiconductor body in all three spatial directions and with which all three components of the magnetic field can be determined.

It will be appreciated that the highly doped semiconductor contact regions are preferably formed by means of an implantation step, wherein the dose is higher than 10e15N/cm²。

It will also be appreciated that the insulating interlayer is composed entirely or predominantly of silicon dioxide. In bonding, the oxide layer of the first semiconductor wafer is bonded to the oxide layer of the second semiconductor wafer. The two semiconductor wafers are preferably made of the same semiconductor material, in particular silicon, in order to suppress stresses due to different coefficients of expansion when the temperature changes.

One advantage of the device is that, by means of the component semiconductor structure, a three-dimensional hall sensor, which is spatially formed in three spatial directions in the semiconductor layer, can be formed on the wafer level plane together with the integrated circuit in that: the two semiconductor chips that have already been processed are connected to one another in a material-locking and force-locking manner by means of a so-called wafer bonding method.

It is advantageous here if the integrated circuit is electrically connected to the hall sensor structure.

In one embodiment, the sensor region of the semiconductor body is laterally delimited by a surrounding (i.e., preferably completely closed) channel structure, wherein the semiconductor body or the sensor region is preferably hexagonal in shape, i.e., is configured as a prism having a hexagonal cross section. In one embodiment, the sensor regions in the semiconductor body have different shapes in a projection perpendicular to the surface, for example square or polygonal.

It is understood that the channel structure, also referred to as a Trench (Trench), is arranged spaced apart from the first and second connection vias. The depth of the channel structure is preferably configured such that the channel structure completely separates the (durchrennenn) semiconductor layers.

In other words, the depth of the channel structure preferably corresponds to the thickness of the semiconductor layer. The channel structure preferably has a layer of SiO2 on the sidewalls all around. Between the side walls, doped polysilicon is preferably formed, wherein the polysilicon is expediently connected to a reference potential.

In a further embodiment, the semiconductor body has a thickness in the sensor region of between 2 μm and 50 μm. Most preferably, the semiconductor body has a thickness of up to 100 μm in the sensor region. Preferably, the thickness of the semiconductor body is constant at least within the sensor region. In particular, the front side and the lower side of the semiconductor body are formed parallel and planar to one another, at least in the region of the sensor region. It should be noted that "almost completely" is understood to mean a value of more than 90%.

According to a further embodiment, the ratio of the thickness to the length of the semiconductor body in the sensor region comprises a range between 0.6 and 1.4, or a range between 0.8 and 1.2. This ratio is preferably 1.0.

In a further embodiment, the second connection contact comprises highly doped polysilicon of the second conductivity type or comprises a metal.

In one embodiment, the second connection contact is electrically connected from the front side, while in an alternative embodiment the second connection contact is electrically connected from the rear side.

It is to be understood that, during the measurement, one of the first connection contacts and one of the second connection contacts each form a contact pair, i.e. either a current or a voltage is impressed between the two connection contacts of the contact pair.

In one embodiment, the integrated circuit is electrically operatively connected to the hall sensor structure.

In a further embodiment, the semiconductor layer has a region of the first conductivity type, in particular in the region of the integrated circuit. Preferably, the semiconductor body is predominantly or completely constructed of the second conductivity type.

In one embodiment, the first conductivity type is p-type and the second conductivity type is n-type, or the first conductivity type is n-type and the second conductivity type is p-type.

In one embodiment, the semiconductor body and the semiconductor layer have the same lateral extent in that: the bonded wafers are preferably jointly sawn through

In one embodiment, a continuous oxide layer is formed in the semiconductor layer between the front side and the rear side of the semiconductor layer.

Drawings

The invention is explained in more detail below with reference to the drawings. Here, the same type of portions are labeled with the same symbol. The illustrated embodiments are very schematic, i.e., the distances and the transverse and longitudinal extent are not to scale and, unless otherwise stated, have no derivable geometrical relationship with each other. The figures show:

FIG. 1 shows a cross-sectional view of a first embodiment;

FIG. 2 shows a cross-sectional view of a second embodiment;

fig. 3 shows a plan view of the upper side of the sensor region shown in fig. 1 or 2.

Detailed Description

Fig. 1 shows a sectional view of a first embodiment with a sensor region HSENS.

The diagram of fig. 1 shows a cross-sectional view of a component semiconductor structure WF comprising a semiconductor body H L K made of a first semiconductor chip and a semiconductor layer HA L s made of a second semiconductor chip the two semiconductor chips are bonded by means of a wafer bonding process.

The semiconductor layer HA L S HAs a front side VS on which the at least one integrated circuit IS formed and a rear side RS on which the first oxide layer IS formed.

The monolithically formed semiconductor body H L K has a front face OF and a rear face RF. which is formed with a second oxide layer on the rear face RF.

The two oxide layers are bonded to each other by means of a thermocompression bonding method, wherein a common insulating layer is formed between the semiconductor body H L K and the semiconductor layer HA L S.

The semiconductor body H L K comprises a sensor region formed between the front side OF and the rear side RF, which has a three-dimensionally isotropic hall sensor structure HSENS, wherein the sensor region OF the upper side OS. semiconductor body H L K, which extends from the buried lower side UF to below the front side OF, is delimited by a surrounding channel structure TR.

A second oxide layer is configured below the lower side UF. A further insulating layer is also formed on the upper side OS up to the surface OF. In other words, the hall sensor structure HSENS extends over the entire thickness of the semiconductor material.

The semiconductor body H L K has a thickness in the sensor region of between 2 μm and 50 μm.

In the sensor region, the ratio of the thickness to the length of the semiconductor body H L K comprises a range between 0.6 and 1.4 or a range between 0.8 and 1.2.

At least three first highly doped semiconductor contact regions HG11, HG12, HG13 OF the second conductivity type are formed in each case at the surface OF, while at least three second highly doped semiconductor contact regions HG21, HG22, HG23 OF the second conductivity type are formed in each case at the lower side UF. Therein, only two HG11, HG12 of the three highly doped first semiconductor pass-through regions are shown in the cross-sectional view, whereas only two HG21, HG22 of the three highly doped second semiconductor pass-through regions are shown on the lower side UF.

Each highly doped first semiconductor connection region HG11, HG12, HG13 is connected by means of an assigned first connection via K11, K12, K13, while each highly doped second semiconductor connection region HG21, HG22, HG23 is connected by means of an assigned second connection via K21, K22, K23.

Preferably, the second connection vias K21, K22, K23 respectively comprise highly doped polysilicon of the second conductivity type or comprise a metal.

In a projection perpendicular to the surface OF, the first semiconductor turn-on regions HG11, HG12, HG13 are arranged offset with respect to the second semiconductor turn-on regions HG21, HG22, HG 23.

The first and second semiconductor turn-on regions HG11, HG12, HG13, HG21, HG22, HG23 have a multiple rotational symmetry with respect to the symmetry axis perpendicular to the surface OF and lower side UF OF the semiconductor body H L K, respectively.

The semiconductor body H L K and the semiconductor layer HA L S have the same lateral extension.

The integrated circuit IS electrically operatively connected to the hall sensor structure HSENS, wherein an embodiment of the operative connection IS not shown.

Fig. 2 shows a sectional view of a second embodiment with a sensor region HSENS. Only the differences from the diagram of fig. 1 are explained below.

Semiconductor layer HA L S includes a through-structured oxide layer SOI between front side VS1 and back side RS 1.

The integrated circuit includes a plurality of vertical isolation trenches TR 1. The isolation channel extends from the positive side VS up to the through-oxide layer SOI.

In fig. 3 is depicted a top view OF the surface OF the sensor region shown in fig. 1 or fig. 2. Only the differences from the previous figures are explained below.

The semiconductor body H L K and thus the sensor region HSENS are separated from the other regions of the semiconductor layer of the semiconductor body H L K by means of a surrounding channel structure TR. currently, the sensor region HSENS has a hexagonal cross section, the first semiconductor turn-on regions HG11, HG12 and HG13 and the second semiconductor turn-on regions HG21, HG22 and HG23 are arranged in the vicinity of the channel structure TR and preferably in the corners of the hexagonal structure.

It should be noted that in other embodiments, the cross section of the sensor region HSENS can also be configured square or in the form of a polygon.

The second semiconductor turn-on regions HG21, HG22, and HG23, which are shown in dashed lines, have multiple symmetries, in particular triple symmetries, with respect to the axis of symmetry SA.

The first semiconductor contact regions HG11, HG12 and HG13 are formed on the upper side OS and likewise have multiple symmetries, in particular triple symmetries, with respect to the axis of symmetry SA.

The first semiconductor turn-on regions HG11, HG12 and HG13 on the upper side OS are arranged offset with respect to the second semiconductor turn-on regions HG21, HG22 and HG23 on the buried lower side UF.