阅读说明：本技术 一种基于SiP的导航制导与控制芯片 (Navigation guidance and control chip based on SiP ) 是由 唐康华 吴美平 郭妍 方孟智 耿兴寿 于 2021-07-30 设计创作，主要内容包括：一种基于SiP的导航制导与控制芯片,为GNC芯片,包括：PSOC多核信息处理器裸芯、GNSS卫星基带裸芯、配置芯片模块、DDR3裸芯和F l ash裸芯,所述PSOC多核信息处理器裸芯包含四核信息处系统PS和可编程逻辑PL,采用FPGA+ARM架构；所述DDR3裸芯包括两片DDR3电路通过微组件的方式实现,连接到PSOC多核信息处理器裸芯的PS部分,所述GNSS卫星基带裸芯通过RDL方式实现,连接到PSOC多核信息处理器裸芯的PL部分；所述配置芯片模块通过RDL将WB形式的裸片转换成FC形式,直接与PSOC模块的PS部分连接；由两片DDR3电路通过微组件的方式实现,连接到PSOC多核信息处理器裸芯的PS部分。本发明具有小型化、高集成度、低功耗、高性能等优点。(A navigation guidance and control chip based on SiP is a GNC chip and comprises: the PSOC multi-core information processor comprises a PSOC multi-core information processor bare chip, a GNSS satellite baseband bare chip, a configuration chip module, a DDR3 bare chip and an F ash bare chip, wherein the PSOC multi-core information processor bare chip comprises a four-core information processing system PS and a programmable logic PL, and an FPGA + ARM architecture is adopted; the DDR3 bare chip comprises two DDR3 circuits which are realized in a micro-assembly mode and connected to a PS part of a PSOC multi-core information processor bare chip, and the GNSS satellite baseband bare chip is realized in an RDL mode and connected to a PL part of the PSOC multi-core information processor bare chip; the configuration chip module converts the WB-form bare chip into an FC-form through RDL and is directly connected with the PS part of the PSOC module; the two pieces of DDR3 circuits are realized by means of a micro assembly and are connected to a PS part of the PSOC multi-core information processor die. The invention has the advantages of miniaturization, high integration level, low power consumption, high performance and the like.)

1. A navigation guidance and control chip based on SiP is characterized in that the chip is a GNC chip and comprises: the PSOC multi-core information processor bare chip comprises a four-core information processing system PS and a programmable logic PL, and adopts an FPGA + ARM architecture; the DDR3 bare chip comprises two DDR3 circuits which are realized in a micro-assembly mode and connected to a PS part of a PSOC multi-core information processor bare chip, and the GNSS satellite baseband bare chip is realized in an RDL mode and connected to a PL part of the PSOC multi-core information processor bare chip; the configuration chip module converts the WB-form bare chip into an FC-form through RDL and is directly connected with the PS part of the PSOC module; the two pieces of DDR3 circuits are realized by means of a micro assembly and are connected to a PS part of the PSOC multi-core information processor die.

2. The SiP-based navigation guidance and control chip of claim 1, wherein the GNC chip has 1-way PAL standard analog video input, decoding, storage, encoding and output functions; the decoding and storage of the video adopt a mode of switching 2 groups of SRAM, the FPGA controls a decoding chip to decode a frame of image and store the frame of image in one group of memory SRAM 1 for switching, the next frame of image is decoded and stored in the other group of memory SRAM 2, and meanwhile, a CPU can read the previous frame of image into an internal memory for processing; the digital video recorder has the functions of inputting, storing and outputting 1 path of digital video, the video input and output adopts a CameraLink format, and the display adopts an HDMI interface.

3. The SiP-based navigation guidance and control chip of claim 1, wherein the PSOC multi-core information processor die employs an FMQL series programmable die.

4. The SiP-based navigation guidance and control chip of claim 1, wherein the programmable logic PL adopts an open hardware architecture and a corresponding standard IP core is designed by using dedicated logic: the system comprises an image information processing IP core, a 1553B protocol processing IP core, a serial port protocol processing IP core, a CAN bus protocol processing IP core, an SPI protocol processing IP core, an internet port protocol processing IP core, a data link protocol processing IP core and an AD/DA protocol processing IP core, and various external standard interfaces of a micro GNC chip are constructed.

5. The SiP-based navigation guidance and control chip according to any of claims 1-4, wherein the four-core information processing system PS has a core for processing imaging target recognition, a core for processing imaging target tracking, a core for processing transfer alignment and embedded deep integrated navigation, and a core for processing guidance and control.

6. The SiP-based navigation guidance and control chip of any one of claims 1-4, wherein the GNSS satellite baseband die supports four systems of Beidou RDSS, Beidou RNSS, GPS and GLONASS, and is a navigation baseband chip containing five frequency point navigation signals of BD2-B1/B3, BD2-RDSS L/S, GPS-L1 and GLONASS-L1; the GNSS satellite baseband bare chip is internally provided with a FLASH memory for realizing the functions of multi-system joint positioning and short message communication.

7. The SiP-based navigation guidance and control chip of any of claims 1-4, wherein the GNSS satellite baseband die supports combined navigation information, satellite ephemeris information, and time information input to implement an embedded deep combined navigation function, and wherein inertial navigation acceleration information and acceleration information are used to assist a GNSS receiver baseband loop while GNSS receiver baseband supports assist and augmentation information input.

8. The SiP-based navigation guidance and control chip of any one of claims 1-4, wherein the Flash die employs serial SPIFlash for a program storage medium in a whole system.

Technical Field

The invention mainly relates to the technical field of navigation chips, in particular to a navigation guidance and control chip based on SiP (System in Package).

Background

With the development of microsystem technology and novel microsystem devices, a large number of small-sized, low-cost and high-performance GNC (Navigation Guidance and Control) products are increasingly applied to the fields of small unmanned aerial vehicles, micro-nano satellites, small-sized Guidance systems and the like. The micro system platforms impose strict requirements on indexes such as size, dimension, power consumption and the like of the GNC components, and greatly pull the miniaturization research of the GNC system.

In the prior art, practitioners continuously invest a great deal of manpower and material resources to research various key technologies related to the GNC microsystem, and actively seek breakthrough in the aspects of GNC component miniaturization, high integration degree, low power consumption, high performance, intelligent technology and the like.

However, the existing GNC microsystems are relatively primary in technical aspect, and at present, equipment mainly forms a single board system based on a general CPU/MCU and an interface device with low integration level, and then the GNC system is further formed by a plurality of single board systems with independent functions, so that the GNC system has poor information fusion level, which causes high cost, high power consumption and large volume.

Disclosure of Invention

The technical problem to be solved by the invention is as follows: aiming at the technical problems in the prior art, the invention provides a navigation guidance and control chip based on SiP, which is miniaturized, high in integration level, low in power consumption and high in performance.

In order to solve the technical problems, the invention adopts the following technical scheme:

a navigation guidance and control chip based on SiP is a GNC chip and comprises: the PSOC multi-core information processor bare chip comprises a four-core information processing system PS and a programmable logic PL, and adopts an FPGA + ARM architecture; the DDR3 bare chip comprises two DDR3 circuits which are realized in a micro-assembly mode and connected to a PS part of a PSOC multi-core information processor bare chip, and the GNSS satellite baseband bare chip is realized in an RDL mode and connected to a PL part of the PSOC multi-core information processor bare chip; the configuration chip module converts the WB-form bare chip into an FC-form through RDL and is directly connected with the PS part of the PSOC module; the two pieces of DDR3 circuits are realized by means of a micro assembly and are connected to a PS part of the PSOC multi-core information processor die.

As a further improvement of the invention: the GNC chip has the functions of 1-path PAL analog video input, decoding, storage, encoding and output; the decoding and storage of the video adopt a mode of switching 2 groups of SRAM, the FPGA controls a decoding chip to decode a frame of image and store the frame of image in one group of memory SRAM 1 for switching, the next frame of image is decoded and stored in the other group of memory SRAM 2, and meanwhile, a CPU can read the previous frame of image into an internal memory for processing; the digital video recorder has the functions of inputting, storing and outputting 1 path of digital video, the video input and output adopts a CameraLink format, and the display adopts an HDMI interface.

As a further improvement of the invention: the PSOC multi-core information processor bare chip adopts an FMQL series programmable bare chip.

As a further improvement of the invention: in the programmable logic PL, an open hardware architecture is adopted, and a corresponding standard IP core is designed by adopting special logic: the system comprises an image information processing IP core, a 1553B protocol processing IP core, a serial port protocol processing IP core, a CAN bus protocol processing IP core, an SPI protocol processing IP core, an internet port protocol processing IP core, a data link protocol processing IP core and an AD/DA protocol processing IP core, and various external standard interfaces of a micro GNC chip are constructed.

As a further improvement of the invention: one core of the four-core information processing system PS is used for processing imaging target identification, one core is used for processing imaging target tracking, one core is used for processing transfer alignment and embedded deep integrated navigation, and one core is used for processing guidance and control.

As a further improvement of the invention: the GNSS satellite baseband bare chip supports four systems of Beidou RDSS, Beidou RNSS, GPS and GLONASS and is a navigation baseband chip containing five frequency point navigation signals of BD2-B1/B3, BD2-RDSS L/S, GPS-L1 and GLONASS-L1; the GNSS satellite baseband bare chip is internally provided with a FLASH memory for realizing the functions of multi-system joint positioning and short message communication.

As a further improvement of the invention: the GNSS satellite baseband bare chip supports the input of combined navigation information, satellite ephemeris information and time information to realize an embedded deep combined navigation function, the inertial navigation acceleration information and the acceleration information are adopted to assist a GNSS receiver baseband loop, and meanwhile, the GNSS receiver baseband supports the input of assistance and enhancement information.

As a further improvement of the invention: the Flash bare chip adopts serial SPI Flash and is used for a program storage medium in a whole machine system.

Compared with the prior art, the invention has the advantages that:

1. the navigation guidance and control chip based on the SiP has the advantages of miniaturization, high integration level, low power consumption, high performance, intellectualization and the like, is autonomously controllable, and can be widely applied to the fields of guidance systems, unmanned aircrafts, robots, ground vehicles and the like.

2. The navigation guidance and control chip based on the SiP is used for highly integrating a GNSS satellite baseband bare chip, a System in Package (PSOC) multi-core information processor bare chip, a DDR3 bare chip, a Flash bare chip and the like by adopting the SiP technology, so that a low-cost, integrated and miniaturized miniature navigation guidance and control (GNC) chip is constructed, and the comprehensive performance is excellent.

Drawings

Fig. 1 is a schematic diagram of the topology of the present invention.

FIG. 2 is a schematic diagram of FPGA connection in a specific application example of the present invention.

FIG. 3 is a schematic top view of a chip structure layout in an embodiment of the present invention.

FIG. 4 is a schematic bottom view of a chip structure layout in an embodiment of the present invention.

FIG. 5 is a schematic diagram of a chip structure layout in an embodiment of the present invention.

Fig. 6 is an enlarged schematic view of the structure at I in fig. 5.

FIG. 7 is a diagram of an open software architecture of the chip of the present invention in use.

Detailed Description

The invention will be described in further detail below with reference to the drawings and specific examples.

As shown in fig. 1, the SiP-based Navigation Guidance and Control chip of the present invention is a GNC chip (Guidance and Control), which includes: the PSOC multi-core information processor bare chip comprises a four-core information processing system (a processing system of a PS four-core high-performance processor) and Programmable Logic (PL), and has abundant logic resources and high-performance processing capability by adopting an FPGA + ARM scheme.

Referring to fig. 2-6, the GNC chip of the invention adopts SiP technology to highly integrate the GNSS satellite baseband bare chip, the PSOC multi-core information processor bare chip, the DDR3 bare chip, the Flash bare chip and the like, and constructs a low-cost, integrated and miniaturized micro navigation guidance and control (GNC) chip. The DDR3 bare chip is realized by two DDR3 circuits in a micro-assembly mode and is connected to the PS part of the PSOC, and the GNSS satellite baseband bare chip is realized in an RDL mode and is connected to the PL part of the PSOC. The configuration chip module converts the WB form of the bare chip into the FC form through the RDL and is directly connected with the PS part of the PSOC module.

In a specific application example, the GNC chip provided by the invention has the functions of 1-path PAL analog video input, decoding, storage, encoding and output. The decoding and storing of the video adopt a mode of 2 groups of SRAM switching, namely, an FPGA controls a decoding chip to decode one frame of image and store the image in one group of memories (SRAM 1) for switching, the next frame of image is decoded and stored in the other group of memories (SRAM 2), and meanwhile, a CPU can read the previous frame of image into a memory for processing; the digital video recorder has the functions of inputting, storing and outputting 1 path of digital video, the video input and output adopts a CameraLink format, and the display adopts an HDMI interface.

In a specific application example, the PSOC multi-core information processor die may adopt a homemade FMQL series programmable bare chip, such as a programmable bare chip based on a TSMC 28nm process, according to actual needs.

In a specific application example, in Programmable Logic (PL), an open hardware architecture technology is adopted, and a corresponding standard IP core is designed by using dedicated logic: the image information processing system comprises an image information processing IP core, a 1553B protocol processing IP core, a serial port protocol processing IP core, a CAN bus protocol processing IP core, an SPI protocol processing IP core, a network port protocol processing IP core, a data link protocol processing IP core, an AD/DA protocol processing IP core and the like, various external standard interfaces (such as 1553B, serial ports, CAN buses, SPI, network ports, data links, multi-path I/O interfaces and the like) of the micro GNC chip are constructed, and flexible configuration CAN be carried out according to the requirements of users so as to adapt to different IMUs, guide heads, steering engines and the like.

In a specific application example, one of the cores in the four-core information Processing System (PS) is used for processing imaged target recognition, one core is used for processing imaged target tracking, one core is used for processing transfer alignment and embedded deep integrated navigation, and one core is used for processing guidance and control. The micro GNC chip has a secondary development function, and is used for designing, developing and realizing corresponding modules by a general unit through a development interface provided by the communication controller. The specific weapon platform can be customized according to the characteristics of standards, speeds, types and the like of different interfaces.

In a specific application example, the GNSS satellite baseband die is a navigation baseband chip capable of supporting four systems of beidou RDSS, beidou RNSS, GPS and GLONASS, and comprises five frequency point navigation signals of BD2-B1/B3, BD2-RDSS L/S, GPS-L1 and GLONASS-L1. The GNSS satellite baseband bare chip is internally provided with the FLASH memory, so that the functions of multi-system joint positioning and short message communication can be realized, military code direct capturing is supported, the narrow-band interference resistance is realized, and high dynamic application is supported.

In a specific application example, the GNSS satellite baseband bare chip supports input of combined navigation information (including information such as position, speed and acceleration provided by combined navigation), satellite ephemeris information and time information to realize an embedded deep combined navigation function, and the GNSS receiver baseband loop is assisted by adopting inertial navigation acceleration information and acceleration information, so that the capturing performance of the receiver under high dynamics is improved, the dynamic performance and the anti-interference capability of the receiver under a dynamic scene or an interference environment are improved, and meanwhile, the GNSS receiver baseband supports input of other types of assistance and enhancement information.

In a specific application example, the Flash die adopts a serial SPI Flash, and can be used as a program storage medium in a whole system and also as a storage medium for small-capacity data.

In a specific application example, the DDR3 bare chip adopts two DDR3, the power supply voltage is 1.5V, the highest clock frequency is 800MHz, the memory capacity is 128Mb multiplied by 16, and the JEDEC DDR3 SDRAM standard is compatible.

Referring to fig. 7, in a specific application example, the SiP-based GNC chip of the present invention adopts an open embedded software platform architecture, and different application software modules are assembled according to different application modes and standard operating systems. The software architecture comprises embedded algorithm libraries such as transfer alignment, satellite navigation, inertial navigation, multi-sensor integrated navigation, intelligent perception information processing, guidance and control, steering engine control and the like. In the interface design, the design of a common interface is provided. And in task scheduling, a real-time operating system is adopted to provide a working condition information state query task. On an application layer, the module integration of sensor information analysis and preprocessing, navigation, guidance, control and the like is realized. The user can perform secondary development.

In summary, the GNC chip of the present invention has the following main functions:

(1) and (4) navigation function: the embedded deep integrated navigation system has the functions of receiving GNSS signals, MIMU information and main inertial navigation information, and completing satellite navigation, inertial navigation, transfer alignment and embedded deep integrated navigation.

(2) The real-time video data acquisition and storage function is as follows: inputting analog video signals of a camera, decoding the video, converting the analog video signals into digital images by A/D (analog/digital) conversion, and switching and storing the digital images; directly collecting the digital video signal in a storage.

(3) Corresponding hardware support is provided for the target identification and tracking function and the guidance information resolving function.

(4) An image output function: the processed image can be output to an external display or storage device.

(5) Communication function: can communicate with image detectors, loaders, MIMUs, upper computers, pop-up devices and the like.

(6) External storage function: the storage of the image and the solidification of the program are realized by expanding the external memory.

(7) And reserving corresponding hardware resources for guidance control.

(8) And a power-on self-test function.

The above is only a preferred embodiment of the present invention, and the protection scope of the present invention is not limited to the above-mentioned embodiments, and all technical solutions belonging to the idea of the present invention belong to the protection scope of the present invention. It should be noted that modifications and embellishments within the scope of the invention may be made by those skilled in the art without departing from the principle of the invention.