阅读说明：本技术 倒装芯片封装 (Flip chip package ) 是由 郑百盛 杜文杰 于 2019-05-09 设计创作，主要内容包括：一种倒装芯片封装,包括一基板、接合在基板上的一芯片本体以及连接于芯片本体与基板之间的多个凸块。基板包括多个输入导线以及多个输出导线。芯片本体包括第一封装单元以及第二封装单元。第一封装单元包括第一封环以及多个第一焊垫,第二封装单元包括第二封环以及多个第二焊垫,芯片本体在第一封环与第二封环之间连续地延伸。各输入导线具有与芯片本体重叠的一端以及位于基板的一第一接合区域的另一端,各输出导线具有与芯片本体重叠的一端以及位于基板的一第二接合区域的另一端。第一接合区域以及第二接合区域位于芯片本体的相对侧。(A flip chip package includes a substrate, a chip body bonded on the substrate, and a plurality of bumps connected between the chip body and the substrate. The substrate includes a plurality of input conductive lines and a plurality of output conductive lines. The chip body comprises a first packaging unit and a second packaging unit. The first packaging unit comprises a first sealing ring and a plurality of first welding pads, the second packaging unit comprises a second sealing ring and a plurality of second welding pads, and the chip body continuously extends between the first sealing ring and the second sealing ring. Each input lead has one end overlapped with the chip body and the other end positioned in a first bonding area of the substrate, and each output lead has one end overlapped with the chip body and the other end positioned in a second bonding area of the substrate. The first bonding region and the second bonding region are located on opposite sides of the chip body.)

1. A flip chip package comprising:

a substrate including a plurality of input conductive lines and a plurality of output conductive lines;

a chip body bonded on the substrate, wherein the chip body comprises a first packaging unit and a second packaging unit, the first packaging unit comprises a first seal ring and a plurality of first welding pads positioned in an area surrounded by the first seal ring, the second packaging unit comprises a second seal ring and a plurality of second welding pads positioned in an area surrounded by the second seal ring, and the chip body continuously extends between the first seal ring and the second seal ring; and

a plurality of bumps connected between the chip body and the substrate,

each input lead has one end overlapped with the chip body and the other end located in a first bonding area of the substrate, each output lead has one end overlapped with the chip body and the other end located in a second bonding area of the substrate, and the first bonding area and the second bonding area are located on opposite sides of the chip body.

2. The flip chip package of claim 1, wherein the first bonding pads are arranged in a ring-shaped path, the ring-shaped path being located in the region surrounded by the first seal ring.

3. The flip chip package of claim 1, wherein the first bonding pads are disposed in an annular path surrounded by the second seal ring.

4. The flip chip package of claim 1, wherein one of the bumps is an interconnection bump extending between the first package unit and the second package unit, one end of the interconnection bump being connected to one of the first pads, the other end of the interconnection bump being connected to one of the second pads.

5. The flip chip package of claim 1, wherein the substrate further comprises an interconnection lead connected to a first one of the first pads and a second one of the second pads.

6. The flip chip package of claim 1, wherein the first seal ring and the second seal ring are separated by a distance between 50 microns and 200 microns.

7. The flip chip package of claim 1, wherein the first pads comprise a plurality of first input pads, the second pads comprise a plurality of second input pads, the first input pads are respectively connected to input wires of one portion of the input wires, and the second input pads are respectively connected to input wires of another portion of the input wires.

8. The flip chip package of claim 7, wherein a first pad of the first pads is a first dummy pad, the first dummy pad being closer to the second seal ring than the first input pads, and a second pad of the second pads is a second dummy pad, the second dummy pad being closer to the first seal ring than the second input pads.

9. The flip chip package of claim 1, wherein the length of the chip body is between 28 millimeters and 66 millimeters.

10. The flip chip package of claim 1, wherein a distance between a first pad of the first pads farthest from the second seal ring and a second pad of the second pads farthest from the first seal ring is between 27 mm and 65 mm.

11. The flip chip package of claim 1, wherein a distance between a first pad of the first pads closest to the second seal ring and a second pad of the second pads closest to the first seal ring is between 55 microns and 1000 microns.

12. The flip chip package of claim 1, wherein the chip body further comprises a peripheral circuit between the first seal ring and the second seal ring.

13. A flip chip package comprising:

a substrate including a plurality of input conductive lines and a plurality of output conductive lines;

a chip body bonded on the substrate, wherein the chip body comprises a first packaging unit and a second packaging unit, the first packaging unit comprises a plurality of first bonding pads arranged in a first annular path, the second packaging unit comprises a plurality of second bonding pads arranged in a second annular path, and the distance between a first bonding pad closest to the second bonding pads in the first bonding pads and a second bonding pad closest to the first bonding pads in the second bonding pads is between 55 micrometers and 1000 micrometers; and

a plurality of bumps connected between the chip body and the substrate,

each input lead has one end overlapped with the chip body and the other end located in a first bonding area of the substrate, each output lead has one end overlapped with the chip body and the other end located in a second bonding area of the substrate, and the first bonding area and the second bonding area are located on opposite sides of the chip body.

14. The flip chip package of claim 13, wherein one of the bumps is an interconnect bump extending between the first package unit and the second package unit, one end of the interconnect bump being connected to one of the first pads, the other end of the interconnect bump being connected to one of the second pads.

15. The flip chip package of claim 13, wherein the substrate further comprises an interconnection lead, one end of the interconnection lead is connected to one of the first pads, and the other end of the interconnection lead is connected to one of the second pads.

16. The flip chip package of claim 13, wherein the length of the chip body is between 28 millimeters and 66 millimeters.

17. The flip chip package of claim 13, wherein a distance between a first one of the first pads furthest from the second pads and a second one of the second pads furthest from the first pads is between 27 mm and 65 mm.

18. The flip chip package of claim 13, wherein the chip body further comprises a peripheral circuit located in a region between the first pads and the second pads.

19. The flip chip package of claim 13, wherein the first pads comprise a plurality of first input pads, the second pads comprise a plurality of second input pads, the first input pads are respectively connected to input wires of one portion of the input wires, and the second input pads are respectively connected to input wires of another portion of the input wires.

20. The flip chip package of claim 19, wherein a first pad of the first pads is a first dummy pad that is closer to the second pads than the first input pads, and a second pad of the second pads is a second dummy pad that is closer to the first pads than the second input pads.

[ technical field ] A method for producing a semiconductor device

The present invention relates to a semiconductor package, and more particularly, to a flip chip package.

[ background of the invention ]

In High resolution electronic device applications, a High Output Pin Count (High Output Pin Count) Integrated Circuit (IC) chip is increasingly required. Among various packaging technologies, Flip Chip Bonding (Flip Chip Bonding) Technology is often used for high output pin count integrated circuit chips, because the Flip Chip Bonding Technology utilizes solder/gold/copper stud bumps (Cu pillar bumps) disposed on the active surface of the Chip to facilitate a large number of contacts and a high contact density on the Chip package. Solder/gold/copper pillar bumps may provide a shorter transmission path between the chip and the carrier substrate (carrier substrate) compared to wire-bonding technology to provide the desired performance.

However, the contact density of an integrated circuit chip is not easily changed due to the limitations of process limitations and manufacturing costs. Chip packaging techniques still need to be improved in order to provide higher output pin counts in small volume packages.

[ summary of the invention ]

The present invention provides a flip chip package (flip chip) having a high output pin count and a small volume.

The flip chip package comprises a substrate, a chip body bonded on the substrate, and a plurality of bumps connected between the chip body and the substrate. The substrate includes a plurality of input conductive lines and a plurality of output conductive lines. The chip body comprises a first packaging unit and a second packaging unit. The first packaging unit comprises a first sealing ring and a plurality of first welding pads positioned in an area surrounded by the first sealing ring, and the second packaging unit comprises a second sealing ring and a plurality of second welding pads positioned in an area surrounded by the second sealing ring. The chip body extends continuously between the first seal ring and the second seal ring. Each input lead is provided with one end overlapped with the chip body and the other end positioned in a first bonding area of the substrate, and each output lead is provided with one end overlapped with the chip body and the other end positioned in a second bonding area of the substrate. The first bonding region and the second bonding region are located on opposite sides of the chip body.

In an embodiment of the invention, the first pads are disposed in a ring-shaped path, and the ring-shaped path is located in the region surrounded by the first seal ring.

In an embodiment of the invention, the first bonding pads are disposed in a loop path surrounded by the second seal ring.

The flip chip package comprises a substrate, a chip body bonded on the substrate, and a plurality of bumps connected between the chip body and the substrate. The substrate includes a plurality of input conductive lines and a plurality of output conductive lines. The chip body comprises a first packaging unit and a second packaging unit. The first packaging unit comprises a plurality of first welding pads arranged in a first annular path, and the second packaging unit comprises a plurality of second welding pads arranged in a second annular path. The distance between a first pad of the first pads closest to the second pads and a second pad of the second pads closest to the first pads is between 55 microns and 1000 microns. Each input lead is provided with one end overlapped with the chip body and the other end positioned in a first bonding area of the substrate, and each output lead is provided with one end overlapped with the chip body and the other end positioned in a second bonding area of the substrate. The first bonding region and the second bonding region are located on opposite sides of the chip body.

In an embodiment of the invention, the bumps include an interconnection bump extending between the first package unit and the second package unit, one end of the interconnection bump is connected to one of the first pads, and the other end of the interconnection bump is connected to one of the second pads.

In an embodiment of the invention, the substrate further includes an interconnection wire, one end of the interconnection wire is connected to one of the first pads, and the other end of the interconnection wire is connected to one of the second pads.

In an embodiment of the present invention, the first seal ring and the second seal ring are separated by a distance between 50 microns and 200 microns.

In an embodiment of the invention, the first pads include a plurality of first input pads, the second pads include a plurality of second input pads, the first input pads are respectively connected to one portion of the input wires, and the second input pads are respectively connected to another portion of the input wires.

In an embodiment of the invention, a first pad of the first pads is a first dummy pad, the first dummy pad is closer to the second seal ring than the first input pads, a second pad of the second pads is a second dummy pad, and the second dummy pad is closer to the first seal ring than the second input pads.

In an embodiment of the invention, the length of the chip body is between 28 mm and 66 mm.

In an embodiment of the invention, a distance between a first pad of the first pads farthest from the second seal ring and a second pad of the second pads farthest from the first seal ring is between 27 mm and 65 mm.

In an embodiment of the invention, a distance between a first pad of the first pads closest to the second seal ring and a second pad of the second pads closest to the first seal ring is between 55 micrometers and 1000 micrometers.

In an embodiment of the invention, the chip body further includes a peripheral circuit located between the first seal ring and the second seal ring.

Based on the above, the single chip body in the flip chip package of the embodiment of the invention includes more than one package unit to provide higher contact density of the flip chip package without excessively expanding the volume of the flip chip package. Accordingly, the flip chip package of the embodiments of the invention can provide a high output pin count in a small volume.

In order to make the aforementioned and other features and advantages of the invention more comprehensible, embodiments accompanied with figures are described in detail below.

[ description of the drawings ]

Fig. 1 is a schematic cross-sectional view of a flip-chip package according to an embodiment of the invention.

Fig. 2 is a schematic plan view of a flip chip package according to an embodiment of the invention.

Fig. 3 is a schematic plan view of a flip chip package according to another embodiment of the invention.

Fig. 4 is a schematic plan view of a flip chip package according to another embodiment of the invention.

Fig. 5 is a partial schematic plan view of a flip chip package according to another embodiment of the invention.

Fig. 6 is a schematic plan view of a flip chip package according to another embodiment of the invention.

[ notation ] to show

100. 200, 300, 400, 500, 600: flip chip package

110. 210, 310: substrate

112: conducting wire

120. 220, 620: chip body

120A, 220A, 620A: first packaging unit

120B, 220B, 620B: second packaging unit

120S: active surface

122A: first semiconductor assembly

122B: second semiconductor component

124A, 224Ax, 624A, 624 Ay: first bonding pad

124B, 224B, 624B, 224Bx, 624 By: second bonding pad

130: bump

212A, 312A: input conductor

212B, 312B: output conductor

216: interconnection wire

226. 626: peripheral circuit

432: interconnection bump

B1: first bonding region

B2: second bonding region

d1, d2, d 3: distance between two adjacent plates

DPA: first dummy pad

DPB: second virtual solder pad

IPA: first input pad

IPB: second input pad

L220: length of

OPA: first output pad

OPB: second output pad

PR 1: a first annular path

PR 2: second loop path

R1, R2, CR: region(s)

S1: first side

S2: second side

SR 1: first seal ring

SR 2: second seal ring

WSR: width of

[ detailed description ] embodiments

Fig. 1 is a schematic cross-sectional view of a flip chip package (flip chip package) according to an embodiment of the invention. Referring to fig. 1, a flip chip package 100 may include a substrate 110, a chip body 120 bonded to the substrate 110, and a plurality of bumps (bumps) 130. The chip body 120 is bonded to the substrate 110 by the bump 130, and an active surface (active surface)120S of the chip body 120 faces the substrate 110. The bumps 130 may be gold bumps, solder bumps, copper bumps, or other similar metal bumps. The chip body 120 may be electrically connected to the substrate 110 through the bump 130 by an eutectic bonding (epitaxial bonding) method, an Anisotropic Conductive Film (ACF) bonding method, or a surface-mount technology (SMT) reflow method. The substrate 110 may be a Flexible Printed Circuit (FPC) Film, a Ball Grid Array (BGA) substrate, a Chip On Film (COF) Tape (Tape), or a Chip On Glass (COG) Glass substrate, and includes a plurality of conductive lines 112 formed thereon. The chip body 120 may include a first package unit 120A and a second package unit 120B.

The first package unit 120A includes a first semiconductor device 122A and a plurality of first pads (pads) 124A for providing an electrical transmission path for the first semiconductor device 122A. The second packaging unit 120B includes a second semiconductor device 122B and a plurality of second pads 124B for providing an electrical transmission path for the second semiconductor device 122B. The first semiconductor device 122A and the second semiconductor device 122B may be, for example, dies (die) having corresponding circuit layouts, respectively. Specifically, the first package unit 120A and the second package unit 120B are packaged (encapsulated) and singulated (singulated) to form a single chip body 120.

The first bonding pad 124A and the second bonding pad 124B are respectively connected to the bump 130, so that the first semiconductor device 122A and the second semiconductor device 122B can be electrically connected to the conductive wire 112 through the first bonding pad 124A, the second bonding pad 124B and the bump 130. The cross-section of the flip chip package 100 shown in fig. 1 may be used to illustrate the arrangement of the semiconductor elements, the pads, the bumps, and the wires, but the present invention is not limited thereto. In other embodiments, the flip chip package may include other components not illustrated in fig. 1.

Fig. 2 is a schematic plan view of a flip chip package according to an embodiment of the invention. In fig. 2, the flip chip package 200 may include a substrate 210, a chip body 220 bonded on the substrate 210, and a plurality of bumps (not shown). The substrate 210 may be a Flexible Printed Circuit (FPC) Film, a Ball Grid Array (BGA) substrate, a Chip On Film (COF) Tape (Tape) or a Chip On Glass (COG) glass substrate, and includes a plurality of input wires 212A and a plurality of output wires 212B. The chip body 220 includes a first package unit 220A and a second package unit 220B. In the present embodiment, each of the input wires 212A has one end overlapping the chip body 220 and the other end located at the first bonding region B1 of the substrate 210. Each of the output wires 212B has one end overlapping the chip body 220 and the other end located at the second bonding region B2 of the substrate 210. The first bonding region B1 and the second bonding region B2 are located at opposite sides of the chip body 220. For illustration, a part of components may be omitted in a plan view of the flip chip package 200 shown in fig. 2, and the part of the omitted components may refer to fig. 1. For example, the flip chip package 200 shown in fig. 2 may further include the bump 130 shown in fig. 1 to connect the chip body 220 to the input lead 212A (or referred to as a first lead) and the output lead 212B (or referred to as a second lead) on the substrate 210.

As shown in fig. 2, the first package unit 220A includes a first seal ring SR1 and a plurality of first pads 224A located in a region R1 surrounded by the first seal ring SR 1. The second package unit 220B includes a second seal ring SR2 and a plurality of second pads 224B located in a region R2 surrounded by the second seal ring SR 2. The chip body 220 extends continuously between the first seal ring SR1 and the second seal ring SR 2. In other words, the chip body 220 is a separate and single package body. Part of the components of the flip chip package 200 may be omitted in fig. 2, and the part of the omitted components may refer to fig. 1. For example, the chip body 220 shown in fig. 2 may also include semiconductor devices similar to the first semiconductor device 122A and the second semiconductor device 122B shown in fig. 1, and may be electrically connected to the first pads 224A and the second pads 224B. In addition, each first pad 224A may be connected to a bump similar to the bump 130 shown in fig. 1, so as to be electrically connected to a corresponding one of the input conductive line 212A and the output conductive line 212B. Also, each second pad 224B may be connected to a bump similar to the bump 130 shown in fig. 1, so as to be electrically connected to a corresponding one of the input conductive line 212A and the output conductive line 212B.

Specifically, the plan view of the flip chip package shown in fig. 2 may be taken as an example of the plan layout of the flip chip package 100 of fig. 1. Specifically, the input conductive line 212A and the output conductive line 212B may correspond to the conductive line 112 shown in fig. 1. The first pad 224A and the second pad 224B may correspond to the first pad 124A and the second pad 124B shown in fig. 1.

Although fig. 2 does not illustrate a semiconductor device, the first package unit 220A may be considered as packaging the first semiconductor device, and the first semiconductor device may be located within the region R1 surrounded by the first seal ring SR 1. Similarly, the second package unit 220B may be regarded as packaging the second semiconductor device, which may be located in the region R2 surrounded by the second seal ring SR 2. In other words, the first package unit 220A and the second package unit 220B can be regarded as two independent package units, each including an independent semiconductor device.

In the process of manufacturing the chip body 220, a plurality of package units are arranged in an array and integrally packaged in a mother package, and two adjacent package units are spaced apart from each other by a predetermined cutting area. Next, the mother package is cut along a predetermined cutting area to form an individual chip body, i.e., a single singulation process. In the present embodiment, the first seal ring SR1 and the second seal ring SR2 define the first package unit 220A and the second package unit 220B, and protect the components in each package unit. Specifically, the region CR between the first seal ring SR1 and the second seal ring SR2 can be used as a cutting region of the mother package. In some embodiments, the width W of the first seal ring SR1_SRAnd width W of second seal ring SR2_SRMay be approximately between 2 microns (mum) and 30 microns, although the invention is not so limited. In other embodiments, no seal ring may be provided, and the package unit may be determined by the configuration of the pad or other mark. Generally, in the singulation process, each package unit is singulated from the mother package to form a single unit, but in the present embodiment, the chip body 220 is singulated from the mother package by combining two or more package units in a single unit. That is, the chip body 220 in the present embodiment is embedded in the region CR corresponding to the predetermined cutting region in the mother package. If the chip body 220 is cut along the region CR, two independent chip packages can be obtained.

In the present embodiment, the length L220 of the chip body 220 may be between 28 millimeters (mm) and 66 mm. The first seal ring SR1 and the second seal ring SR2 are separated by a distance d1, and the distance d1 may be similar to the width of the predetermined cutting region of the mother package. Generally, the width of the predetermined cutting area of the mother package should be minimized because the increase of the predetermined cutting area also increases the waste area, which reduces the total chips (gross dies). Thus, the distance d1 may be between 50 microns and 200 microns without unduly expanding the overall volume of the chip body 220. In other words, the volume of the chip body 220 is small. The distance d2 between the first pad 224A closest to the second seal ring SR2 and the second pad 224B closest to the first seal ring SR1 may be between 55 microns and 1000 microns. The distance d3 between the first pad 220A farthest from the second seal ring SR2 and the second pad 224B farthest from the first seal ring SR1 may be between 27 mm and 65 mm. The length L220, the distance d1, the distance d2 and the distance d3 may be determined according to the circuit design of each package unit and are not limited to the above number ranges.

In addition, the chip body 220 may further include a peripheral circuit 226 located in a region CR between the first seal ring SR1 and the second seal ring SR 2. The peripheral circuit 226 may be used as a test circuit in the mother package and is not enabled after the chip body 220 is singulated. In some embodiments, the dielectric material may cover and/or shield the peripheral circuit 226, so that the peripheral circuit 226 may not be electrically connected to the conductive lines on the substrate 210.

The first package unit 220A and the second package unit 220B are manufactured in the same process and have the same circuit layout and function. For example, in the chip body 220, the first pads 224A of the first packaging unit 220A are arranged in a circular path, and the second pads 224B of the second packaging unit 220B are also arranged in a circular path. In other embodiments, the pads in each package unit may be arranged in an array. In the first packaging unit 220A, the first pad 224A connected to the input wire 212A may be a first input pad IPA, and the first pad 224A connected to the output wire 212B may be a first output pad OPA. The first input pads IPA are concentrated on one side of the chip body 220 and the first output pads OPA are concentrated on the opposite side of the chip body 220. In addition, the first output pad OPA is not interposed (interposed) between two adjacent first input pads IPA. The first input pad IPA is not sandwiched between two adjacent first output pads OPA. Similarly, the second pad 224B can be divided into a second input pad IPB connected to the input conductive line 212A and a second output pad OPB connected to the output conductive line 212B, and the second input pad IPB and the second output pad OPB are concentrated in the respective regions.

Compared to a package body including a single package unit, the chip body 220 including the first package unit 220A and the second package unit 220B of the integrated package may provide more input/output channels. Accordingly, the flip chip package 200 can realize a high output design and facilitate application of high resolution electronic devices, and the flip chip package 200 has a small volume. For example, in the case where each of the first package units 220A and each of the second package units 220B provide N output channels, the flip chip package 200 having the chip body 220 may provide 2N output channels, where N is an integer. In addition, the first package unit 220A and the second package unit 220B are integrated into the single chip body 220, so that only one bonding process is required to bond the first package unit 220A and the second package unit 220B on the substrate 210, thereby shortening the process time and simplifying the process.

Fig. 3 is a schematic plan view of a flip chip package according to another embodiment of the invention. In the embodiment of fig. 3, the flip chip package 300 may include a substrate 310, a chip body 220 bonded on the substrate 310, and a plurality of bumps (not shown) connected between the substrate 310 and the chip body 220. The chip body 220 of the flip chip package 300 is substantially similar to the chip body 220 of the flip chip package 200 shown in fig. 2, and thus the same symbols represent the same or similar components, and the details of the components may refer to the description with respect to fig. 2. In the present embodiment, the arrangement of the input wires 312A and the output wires 312B on the substrate 310 is different from that on the substrate 210 of fig. 2.

Specifically, in the present embodiment, all of the input wires 312A extend from the first side S1 of the chip body 220 to the first bonding region B1. A portion of the output wires 312B extend from the first side S1 of the chip body 220 to the second bonding region B2, and the remaining output wires 312B extend from the opposite second side S2 of the chip body 220 to the second bonding region B2. The first pad 224A of the first packaging unit 220A connected to the input wire 312A is a first input pad IPA, and the first pad 224A of the first packaging unit 220A connected to the output wire 312B is a first output pad OPA. In the present embodiment, a portion of the first output pad OPA is disposed at the first side S1 of the chip body 220 as the first input pad IPA. In addition, the first pad 224A between the first input pad IPA and the second seal ring SR2 is a first dummy pad DPA. In some embodiments, a portion of the first dummy pad DPA and a portion of the first output pad OPA are located at a side of the first packaging unit 220A adjacent to the first bonding region B1, and the first input pad IPA is disposed between the first dummy pad DPA adjacent to the first bonding region B1 and the first output pad OPA adjacent to the first bonding region B1.

Similar to the first package unit 220A, the second pad 224B of the second package unit 220B can be divided into a second input pad IPB connected to the input wire 312A, a second output pad OPB connected to the output wire 312B, and a second dummy pad DPB located between the second input pad IPB and the first seal ring SR 1. Part of the second output pad OPB is located at the first side S1 of the chip body 220 like the second input pad IPB, and the second input pad IPB is located between the second dummy pad DPB and the second output pad OPB located at the first side S1.

The chip body 220 may be designed appropriately such that the first dummy pads DPA and the second dummy pads DPB are used as output pads when the chip body 220 is cut along the region between the first seal ring SR1 and the second seal ring SR 2. However, the chip body 220 is continuous between the first seal ring SR1 and the second seal ring SR2, and the input lead 312A and the output lead 312B are defined to extend to the first bonding region B1 and the second bonding region B2 at opposite sides of the chip body 220, respectively. The output wires 312B do not extend to the first dummy pads DPA and the second dummy pads DPB. Therefore, the first dummy pad DPA and the second dummy pad DPB are not connected to the input conductive line 312A or the output conductive line 312B. In some embodiments, the first dummy pad DPA and the second dummy pad DPB may be grounded (grounded) or floated (floated). In some embodiments, the first dummy pads DPA and the second dummy pads DPB may not be connected to the bumps connected to the substrate 310. In the present embodiment, a portion of the pads on the first side S1 of the chip body 220 are output pads. Therefore, although there are the first dummy pad DPA and the second dummy pad DPB, the number of output pads may be increased to realize a high output design.

Fig. 4 is a schematic plan view of a flip chip package according to another embodiment of the invention. In the embodiment of fig. 4, the flip chip package 400 is similar to the flip chip package 200, so the same or similar symbols represent the same or similar components, and the details of the components may be referred to the above description and are not repeated. In the present embodiment, the flip chip package 400 may include a substrate 210 and a chip body 220 bonded on the substrate 210, and further includes an interconnection bump 432. The interconnection bumps 432 may be bumps connected between pads on the chip body 220 and wires on the substrate 210. Specifically, the interconnect bumps 432 extend between the first package unit 220A and the second package unit 220B. One end of the interconnection bump 432 is connected to one of the plurality of first pads, i.e., the first pad 224 Ax. The other end of the interconnection bump 432 is connected to one of the plurality of second pads, i.e., the second pad 224 Bx. The first pad 224Ax and the second pad 224Bx may be adjacent to a region between the first seal ring SR1 and the second seal ring SR2, and may be defined to transmit the same electrical signal or voltage. In some embodiments, the first pad 224Ax and the second pad 224Bx may be both ground pads connected to a ground voltage (ground voltage) or power pads connected to a power supply. In other embodiments, the interconnection bumps 432 may be applied to the flip chip package 100 or the flip chip package 300 to connect two pads in two package units.

Fig. 5 is a partial schematic plan view of a flip chip package according to another embodiment of the invention. In the embodiment of fig. 5, the flip chip package 500 is similar to the flip chip package 200, so the same or similar symbols represent the same or similar components, and the details of the components may be referred to the above description and are not repeated. In the present embodiment, the flip chip package 500 may include a substrate 210 and a chip body 220 bonded on the substrate 210 by a plurality of bumps (not shown), and the substrate 210 includes an input wire 212A, an output wire 212B and an interconnection wire 216. The interconnection wire 216 extends between the first package unit 220A and the second package unit 220B, and is connected to one of the plurality of first pads, i.e., the first pad 224Ax, and to one of the plurality of second pads, i.e., the second pad 224 Bx. The first pad 224Ax of the first package unit 220A and the second pad 224Bx of the second package unit 220B may be adjacent to a region between the first package unit 220A and the second package unit 220B, may be defined to transmit the same electrical signal or voltage, and may be connected to the interconnection wire 216 through a corresponding bump or interconnection bump 432 shown in fig. 4. In some embodiments, the first pad 224Ax and the second pad 224Bx may both be ground pads connected to a ground voltage or power pads connected to a power supply. In other embodiments, the interconnection wires 216 may be applied to the flip chip package 100, the flip chip package 200, or the flip chip package 300 to connect two pads in two package units.

Fig. 6 is a schematic plan view of a flip chip package according to another embodiment of the invention. In the embodiment of fig. 6. The flip chip package 600 is similar to the flip chip package 200, and thus the same or similar symbols represent the same or similar components, and the details of the components may be referred to the above description and will not be described again. In the present embodiment, the flip chip package 600 may include a substrate 210 and a chip body 620 bonded to the substrate 210 by a plurality of bumps (not shown in fig. 6, but refer to the bumps 130 of fig. 1). The difference between the flip chip package 600 and the flip chip package 200 is the design of the chip body 620. Specifically, the chip body 620 does not include a seal ring surrounding the pads in the corresponding package unit.

In the present embodiment, the substrate 210 includes a plurality of input conductive lines 212A and a plurality of output conductive lines 212B. The chip body 620 includes a first package unit 620A and a second package unit 620B. The first packaging unit 620A includes a plurality of first pads 624A disposed in a first loop path PR1, and the second packaging unit 620B includes a plurality of second pads 624B disposed in a second loop path PR 2. The distance d4 between the first pad 624Ay (i.e., the first pad 624A closest to the second pad 624B) and the second pad 624By (i.e., the second pad 624B closest to the first pad 624A) may be between 55 microns and 1000 microns. The distance d5 between the first pad 624A farthest from the second pad 624B and the second pad 624B farthest from the first pad 624A may be between 28 millimeters and 66 millimeters.

One end of each input wire 212A overlaps the chip body 620, and the other end is located at the first bonding region B1 of the substrate 210. One end of each output wire 212B overlaps the chip body 620, and the other end is located at the second bonding region B2 of the substrate 210. The first bonding region B1 and the second bonding region B2 are located at opposite sides of the chip body 620. The first pad 624A may include a plurality of first input pads IPA, and the second pad 624B may include a plurality of second input pads IPB. The first input pads IPA are respectively connected to a portion of the input conductive lines 212A, and the second input pads IPB are respectively connected to another portion of the input conductive lines 212A. In some embodiments, the one or more first pads 624A disposed closer to the second pad 624B than the first input pads IPA connected to the input conductive lines 212A may be dummy pads, which are similar to the first dummy pads DPA in fig. 3. The one or more second pads 624B disposed closer to the first pad 624A than the second input pads IPB connected to the input conductive lines 212A may be dummy pads, which are similar to the second dummy pads DPB in fig. 3.

In addition, the chip body 620 may further include a peripheral circuit 626 located in a region between the first pad 624A and the second pad 624B. In some embodiments, one of the first pads 624A and one of the second pads 624B may be connected by an interconnection bump similar to the interconnection bump 432 shown in fig. 4, or by an interconnection wire similar to the interconnection wire 216 shown in fig. 5.

In summary, the flip chip packaged chip body of the embodiment of the invention has two or more package units packaged in a single package, so as to provide more output channels and facilitate the application of high resolution electronic devices. The flip chip package according to the embodiment of the present invention may be manufactured through a bonding process, so that the manufacturing of the flip chip package may be simplified for a single chip body having a plurality of package units. In addition, the single chip body of the embodiment of the invention integrally comprises two packaging units, thereby facilitating the size miniaturization.

Although the present invention has been described with reference to the above embodiments, it should be understood that various changes and modifications can be made therein by those skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.