EMIB patch on glass laminate substrate
阅读说明:本技术 玻璃层叠衬底上的emib贴片 (EMIB patch on glass laminate substrate ) 是由 R·赞克曼 R·梅 于 2020-03-16 设计创作,主要内容包括:玻璃层叠衬底上的EMIB贴片。本文公开的实施例包括用于PoINT架构的电子封装。特别地,实施例包括电子封装,其包括用以将翘曲最小化的增强衬底。在实施例中,一种电子封装,包括:增强衬底;多个穿衬底过孔,穿过增强衬底;电介质衬底,在增强衬底上方;腔体,进入到电介质衬底中;以及部件,在腔体中。(An EMIB patch on a glass laminate substrate. Embodiments disclosed herein include an electronic package for a PoINT architecture. In particular, embodiments include electronic packages that include a reinforcing substrate to minimize warpage. In an embodiment, an electronic package, comprises: a reinforcing substrate; a plurality of through substrate vias through the reinforcement substrate; a dielectric substrate over the boost substrate; a cavity into the dielectric substrate; and a component in the cavity.)
1. An electronic package, comprising:
a reinforcing substrate;
a plurality of through substrate vias through the reinforcement substrate;
a dielectric substrate over the reinforcement substrate;
a cavity into the dielectric substrate; and
a component in the cavity.
2. The electronic package of claim 1, wherein the component is a bridge.
3. The electronic package of claim 2, wherein the plurality of through substrate vias have a first pitch, and wherein the bridge has contacts having a second pitch that is less than the first pitch.
4. The electronic package of claim 1, 2 or 3, further comprising:
a dielectric layer over the component, wherein the dielectric layer fills the cavity.
5. The electronic package of claim 4, wherein a plurality of vias are formed through the dielectric layer.
6. The electronic package of claim 5, wherein the plurality of through substrate vias have a first pitch, and wherein the plurality of vias have a second pitch.
7. The electronic package of claim 6, wherein the first pitch is equal to the second pitch.
8. The electronic package of claim 7, wherein each of the through substrate vias is aligned with one of the plurality of vias.
9. The electronic package of claim 6, wherein the first pitch is different than the second pitch.
10. The electronic package of claim 9, wherein a pitch transition from the first pitch to the second pitch is achieved in the dielectric substrate.
11. The electronic package of claim 1, 2 or 3, wherein the young's modulus of the reinforcement substrate is greater than the young's modulus of the dielectric substrate.
12. The electronic package of claim 11, wherein the young's modulus of the reinforcement substrate is between 60GPa and 100 GPa.
13. The electronic package of claim 1, 2 or 3, wherein the Coefficient of Thermal Expansion (CTE) of the reinforcement substrate is between 2ppm and 10 ppm.
14. The electronic package of claim 1, 2 or 3, further comprising:
a first die over the dielectric substrate; and
a second die over the dielectric substrate, wherein the first die is electrically coupled to the second die through the component.
15. An electronic package according to claim 1, 2 or 3, wherein an edge of the reinforcing substrate is recessed from an edge of the dielectric substrate.
16. An electronic system, comprising:
a plate;
an interposer over the board; and
an electronics package over the interposer, wherein the electronics package comprises:
a reinforcing substrate;
a plurality of through substrate vias through the reinforcement substrate;
a dielectric substrate over the reinforcement substrate;
a cavity into the dielectric substrate; and
a component in the cavity.
17. The electronic system of claim 16, further comprising:
a first die over the electronic package; and
a second die over the electronic package.
18. The electronic system of claim 17, wherein the first die is electrically coupled to the second die through the component.
19. The electronic system of claim 16, 17 or 18, wherein the electronic package further comprises:
a dielectric layer over the dielectric substrate, wherein vias are formed through the dielectric layer.
20. The electronic system of claim 19, wherein the plurality of through substrate vias have a first pitch, and wherein the vias have a second pitch.
21. A method of forming an electronic package, comprising:
attaching a glass layer to a carrier;
disposing a dielectric substrate over the glass layer;
embedding a component in the dielectric substrate;
releasing the glass layer from the carrier; and
attaching a first die and a second die to the component.
22. The method of claim 21, wherein embedding the component in the dielectric substrate comprises:
forming a cavity in the dielectric substrate;
placing the component into the cavity; and
a dielectric layer is disposed over the component.
23. The method of claim 21, wherein embedding the component in the dielectric substrate comprises:
disposing a layer of the dielectric substrate over the glass layer;
placing the component on a layer of the dielectric substrate;
one or more dielectric layers are stacked over the component.
24. The method of claim 21, wherein embedding the component in the dielectric substrate comprises:
disposing the component directly on the glass layer; and
one or more dielectric layers are stacked over the component.
25. The method of claim 21, 22, 23 or 24, wherein the electronic package is singulated prior to attaching the first die and the second die to the component.
Technical Field
Embodiments of the present disclosure relate to electronic packages, and more particularly, to electronic packages having embedded multi-die interconnect bridge (EMIB) patches over an enhanced substrate and methods of forming such electronic packages.
Background
Large packages with many embedded bridges, such as embedded multi-die interconnect bridges (EMIBs), are challenging due to shrinkage and local warpage of the organic laminate (laminate) substrate. This makes assembling a patch on interposer (PoINT) package difficult, if not impossible, to manufacture.
The PoINT package is a multi-layer high density package-on-package surface mounted on a larger low density organic package-on-package substrate. The connection between the high density package-on-package and the low density organic laminate substrate utilizes a 400 μm pitch and a low melting solder. Large pitch and low melting point solders are used to mitigate or prevent warpage of the top substrate. EMIB is currently not implemented in this architecture because there is no suitable Surface Mount Technology (SMT) solution.
Drawings
Fig. 1A is a cross-sectional view of an electronic package having an enhancement substrate and a dielectric substrate over the enhancement substrate, wherein an EMIB is embedded in the dielectric substrate, according to an embodiment.
Fig. 1B is a cross-sectional view of an electronic package having an enhanced substrate with through substrate vias and a dielectric substrate with contacts on the dielectric substrate having a different pitch than the through substrate vias according to an embodiment.
Fig. 1C is a cross-sectional view of an electronic package having a reinforcement substrate and a dielectric substrate over the reinforcement substrate, wherein an edge of the reinforcement substrate is recessed from an edge of the dielectric substrate, according to an embodiment.
Fig. 2A is a cross-sectional view of a reinforcing substrate attached to a carrier according to an embodiment.
Fig. 2B is a cross-sectional view after disposing a dielectric substrate over an enhancement substrate, in accordance with an embodiment.
Fig. 2C is a cross-sectional view after forming a cavity into a dielectric substrate, according to an embodiment.
Fig. 2D is a cross-sectional view after disposing the bridge in the cavity, according to an embodiment.
Fig. 2E is a cross-sectional view after a dielectric layer is disposed over the bridges and the dielectric substrate and vias and contacts are fabricated, in accordance with an embodiment.
Fig. 2F is a cross-sectional view after removal of the carrier according to an embodiment.
Fig. 2G is a cross-sectional view after mounting a die to an electronic package, according to an embodiment.
Fig. 3A is a perspective view of a reinforcing substrate and a dielectric substrate according to an embodiment.
Fig. 3B is a perspective view of a reinforcement substrate and a dielectric substrate in which an edge of the reinforcement substrate is recessed from an edge of the dielectric substrate, according to an embodiment.
Fig. 4 is a cross-sectional view of an electronic system including a package on interposer (PoINT) architecture with an EMIB embedded in a dielectric layer, according to an embodiment.
FIG. 5 is a schematic diagram of a computing device constructed according to an embodiment.
Detailed Description
Electronic packages having embedded multi-die interconnect bridge (EMIB) patches over a reinforcing substrate and methods of forming such electronic packages according to various embodiments are described herein. In the following description, various aspects of the illustrative implementations will be described using terms commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art. It will be apparent to those skilled in the art that the present invention may be practiced with only some of the described aspects. For purposes of explanation, specific numbers, materials, and configurations are set forth in order to provide a thorough understanding of the exemplary implementations. It will be apparent, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known features are omitted or simplified in order not to obscure the illustrative implementations.
Various operations will be described as multiple discrete operations in turn, in a manner that is most helpful in understanding the present invention, but the order of description should not be construed to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation.
As mentioned above, warping prevents the use of embedded bridges (e.g., EMIB) in large PoINT architectures, e.g., greater than 20mm by 20 mm. Accordingly, embodiments disclosed herein include an electronic package that includes additional mechanical support to mitigate warpage. As such, EMIB may be used in the PoINT architecture. Thus, such embodiments allow die tiling, heterogeneous chip integration, and provide improved processing power compared to PoINT architectures that must rely on a single die.
In an embodiment, additional mechanical support is provided to the dielectric substrate by the reinforcing substrate. For example, a stacked reinforcement substrate may be attached to the bottom surface of the dielectric substrate. The reinforcement substrate may include through-substrate vias that allow electrical signals to pass through the reinforcement layer. The through-substrate vias of the enhanced substrate may then be attached to the interposer using standard solder mid-level interconnects (MLI).
Referring now to fig. 1A, a cross-sectional view of an electronic package 100 is shown, according to an embodiment. In an embodiment, the electronic package 100 may include a reinforcement substrate 110. For example, the strengthening substrate 110 may be a glass substrate. However, it should be understood that other non-conductive and rigid dimensionally stable substrates may be used in other embodiments. In an embodiment, the strengthening substrate may have a thickness T. The thickness T may be between 100 μm and 1000 μm. In a particular embodiment, the thickness T may be approximately 500 μm.
In an embodiment, electrical connections from the first surface of the strengthening substrate 110 to the second surface of the strengthening substrate 110 may be provided by a plurality of through substrate vias 112. In the case of the glass substrate 110, the through substrate via 112 may be referred to as a Through Glass Via (TGV). In an embodiment, the through-substrate vias 112 may have a first pitch P1. For example, the first pitch P1May be in the range of 80 μm to 200 μm. The through-substrate via 112 may include a conductive material such as copper. In some embodiments, the through-substrate via 112 may include a liner, barrier, or the like.
In an embodiment, the electronic package 100 may further include a dielectric substrate 115. Dielectric substrate 115 may be over the surface of enhancement substrate 110. The dielectric substrate 115 may include a plurality of stacked dielectric layers. For example, the dielectric layer may comprise an organic layer, as is known in the art. Although the dielectric substrate 115 is positioned above one of the surfaces of the strengthening substrate 110, it should be understood that the opposite surface (i.e., the bottom surface in fig. 1A) is not covered by a dielectric substrate (or layer). This is in contrast to typical cored packages that include dielectric layers both above and below the core. In an embodiment, the strengthening substrate 110 may have a Coefficient of Thermal Expansion (CTE) between 2 and 10 ppm. The CTE may be adjusted to minimize warpage of the PoINT package structure. Furthermore, the young's modulus of the reinforcement substrate 110 may be significantly higher than the young's modulus of the dielectric substrate. For example, the Young's modulus of the reinforcement substrate 110 may be greater than 50 GPa. In particular embodiments, the Young's modulus may be between 60GPa and 100 GPa.
In an embodiment, dielectric substrate 115 may include conductive wiring 113. Conductive routing 113 may provide electrical coupling from through-substrate via 112 up through the package to the opposite surface of the dielectric substrate. For example, the conductive routing 113 may include traces, pads, vias, and the like.
In an embodiment, the dielectric substrate 115 may include one or more cavities 117. In an embodiment, the cavity 117 is formed in a surface of the dielectric substrate 115. The cavity 117 may be sized to accommodate one or more bridges 120. In an embodiment, the bridge 120 is a passive component that provides Fine Line Spacing (FLS) connections between dies (not shown in fig. 1A). For example, the bridges 120 may be silicon dies having a plurality of conductive traces and pads for electrically coupling the dies together. In some embodiments, the bridge 120 may be referred to as a bridge substrate or an EMIB. Although a single bridge 120 is shown in fig. 1A, it should be understood that the electronic package 100 may include any number of bridges 120. For example, ten or more bridges 120 may be embedded in the dielectric substrate 115. In some embodiments, each cavity 117 may house a single bridge 120, or multiple bridges 120 may be housed in a single cavity 117.
In an embodiment, a dielectric layer 116 may be disposed over the dielectric substrate 115 and the bridges 120. That is, the dielectric layer 116 may fill the remaining space in the cavity 117 and cover the top surface of the bridge 120. For example, the dielectric layer 116 covers the sidewalls and top surface of the bridge 120. Although shown as a different layer than the dielectric substrate 115, it is understood that the dielectric layer 116 may be the same material as the dielectric substrate 115. As such, in some embodiments, there may be no discernible boundary between dielectric substrate 115 and dielectric layer 116.
In an embodiment, a plurality of vias 119, 121 may be fabricated in the dielectric layer 116. Vias 119 may provide routing to conductive layers in dielectric substrate 115, vias121 may provide wiring to the bridge 120. In an embodiment, the vias 119 may have a second pitch P2And the via 121 may have a third pitch P3. In an embodiment, the second pitch P2May be substantially equal to the first pitch P of the through-substrate vias 1121. In some embodiments, the via 119 may be substantially aligned with the through-substrate via 112. That is, each via 119 may be aligned over one of the through-substrate vias 112. In such embodiments, there may be no need to implement any pitch conversion in the dielectric substrate 115.
In an embodiment, the third pitch P of the vias 1213May be smaller than the first pitch P1And a second pitch P2. The smaller pitch allows the FLS to be implemented to bridge together dies with high density I/O. In an embodiment, the third pitch P3May be in the range between 20 μm and 60 μm.
In an embodiment, a solder resist layer 125 may be disposed over the dielectric layer 116. The solder resist layer 125 may have Solder Resist Openings (SROs) that provide access to the vias 119, 121. In an embodiment, the solder 122, 124 may be disposed in the SRO through the solder resist layer 125.
Referring now to fig. 1B, a cross-sectional view of an electronic package 101 is shown, in accordance with an embodiment. The electronic package 101 may be substantially similar to the electronic package 100 in fig. 1A, except that the through-substrate vias 112 and the vias 119 have different pitches. For example, the first pitch P of the through-substrate vias 1121May be greater than the second pitch P of the vias 1192. In such embodiments, pitch conversion may be achieved by conductive routing 113 in dielectric substrate 115.
Referring now to fig. 1C, a cross-sectional view of an electronic package 102 is shown, according to an embodiment. In an embodiment, electronic package 102 may be substantially similar to electronic package 100 in fig. 1A, except that the width of the reinforcement substrate 110 is different than the width of the dielectric substrate 115. In particular, the width of the strengthening substrate 110 may be less than the width of the dielectric substrate 115. For example, the sidewalls of the strengthening substrate 110 may be set back from the sidewalls of the dielectric substrate 115 by a distance D. The width of the strengthening substrate 110 is reduced so that a portion of the dielectric substrate 115 surrounds the sides of the strengthening substrate 110.
The electronic package 102 with the reduced width of the reinforcing substrate 110 provides improved manufacturability. This is because there is no need to cut through the glass during the segmentation process. In this way, since only the dielectric substrate 115 needs to be cut, an existing dicing process can be used.
Referring now to fig. 2A-2G, a series of cross-sectional views illustrating a process for fabricating an electronic package with an enhancement layer is shown, according to an embodiment. In the illustrated embodiment, only a portion of the substrate is shown. In particular, it should be understood that the fabrication of the package may be implemented at the panel level, quarter-panel level, strip, etc. In such embodiments, a plurality of electronic packages may be fabricated substantially parallel to one another.
Referring now to fig. 2A, a cross-sectional view of an
In an embodiment, the strengthening
In an embodiment, strengthening
Referring now to fig. 2B, a cross-sectional view of the
As shown,
Referring now to fig. 2C, a cross-sectional view of the
In embodiments, the
Referring now to fig. 2D, a cross-sectional view of the
Referring now to fig. 2E, a cross-sectional view of the
In fig. 2C-2E,
In an embodiment, a plurality of
In an embodiment, the
In an embodiment, via 221 may be located above
In an embodiment, a solder resist 225 may be disposed over the
Referring now to fig. 2F, a cross-sectional view of the
In embodiments where the electronic package is formed at a panel level, quarter panel level, tape, etc., the
Referring now to FIG. 2G, shown therein is a diagram according to an embodimentA cross-sectional view of the
After attaching the die 240, processing may continue in a standard process. For example, an underfill and/or molding layer may be disposed over and around the die 240. In some embodiments, the first die 240 may be attachedAAnd a second die 240BThe singulation of the
Referring now to fig. 3A and 3B, perspective views of a portion of a panel according to an embodiment are shown. In fig. 3A and 3B, components (e.g., cavities, bridges, vias, through-substrate vias, etc.) are omitted for simplicity. In particular, only the strengthening substrate 310 and the dielectric substrate 315 are shown for simplicity.
Referring now to fig. 3A, a perspective view of a portion of a
Referring now to FIG. 3B, a perspective view of a
In an embodiment, gap G results in reinforcing portion 310 of the substrateA-DFrom the portion 315 of the dielectric substrateA-DIs recessed. As shown in FIG. 3B, a portion 310 surrounding the reinforcing substrate is shownA-DDashed
Referring now to fig. 4, a cross-sectional view of an electronic system 460 is shown, according to an embodiment. In an embodiment, electronic system 460 may be a package on interposer (PoINT) system. For example, an electronic system may include an electronic package 400 attached to an interposer 451. For example, the electronic package 400 may be electrically and mechanically coupled to the interposer 451 through the interconnects 452. In some embodiments, interconnect 452 may be referred to as a mid-level interconnect (MLI). In an embodiment, the interconnect 452 may comprise solder or the like.
In an embodiment, the interposer 451 may be electrically and mechanically coupled to a board 470 (e.g., a Printed Circuit Board (PCB), a motherboard, etc.). In an embodiment, the interposer 451 may be coupled to the board 470 by interconnects 471. In an embodiment, interconnect 471 may be referred to as a second level interconnect.
In an embodiment, the electronic package 400 may be substantially similar to the electronic packages described above (e.g., the electronic packages 100, 101, and 102 described with respect to fig. 1A-1C). For example, the electronic package 400 includes a reinforcement layer 410 having through-substrate vias 412. In an embodiment, the dielectric substrate 415 may be located over the enhancement layer 410. The reinforcement layer 415 can include one or more cavities 417 formed in the surface. The cavity 417 may house one or more bridges 420. In an embodiment, a dielectric layer 416 may be disposed over the dielectric substrate 415 and the bridges 420. The dielectric layer 416 may also fill the remaining space in the cavity 417. Thus, the bridges are embedded by the dielectric layer 416 and the dielectric substrate 415.
In an embodiment, vias 419, 421 may be formed through dielectric layer 416. Vias 421 above bridges 420 can have fine pitch, and vias 419 can have pitch greater than the pitch of vias 421. In some embodiments, the vias 419 may have the same pitch as the through-substrate vias 412. In other embodiments, the via 419 may be aligned over the through-substrate via 412. In some embodiments, the vias 419 may have a different pitch than the through-substrate vias 412. In such embodiments, pitch conversion may be achieved in the dielectric substrate using conductive features (not shown).
In an embodiment, a solder resist 425 having SROs filled with solder 422, 424 may be positioned over the dielectric layer 416. In an embodiment, the solder 422, 424 may bond the first die 440AAnd a second die 440BThe pads 441, 442 are electrically coupled to the electronic package 400. In an embodiment, FLS trace (not shown) of bridge 420 may couple first die 440AIs electrically coupled to the second die 440B。
Fig. 5 shows a schematic diagram of a
According to an embodiment, integrated
In an embodiment, integrated
In an embodiment,
In an embodiment,
At least one of the
The above description of illustrated embodiments of the invention, including what is described in the abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize.
These modifications can be made to the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims. Rather, the scope of the invention is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.
Example 1: an electronic package, comprising: a reinforcing substrate; a plurality of through substrate vias through the reinforcement substrate; a dielectric substrate over the boost substrate; a cavity into the dielectric substrate; and a component in the cavity.
Example 2: the electronic package of example 1, wherein the component is a bridge.
Example 3: the electronic package of example 1 or example 2, wherein the plurality of through substrate vias has a first pitch, and wherein the bridge has contacts having a second pitch that is less than the first pitch.
Example 4: the electronic package of examples 1-3, further comprising: a dielectric layer over the component, wherein the dielectric layer fills the cavity.
Example 5: the electronic package of examples 1-4, wherein a plurality of vias are formed through the dielectric layer.
Example 6: the electronic package of examples 1-5, wherein the plurality of through-substrate vias has a first pitch, and wherein the plurality of vias has a second pitch.
Example 7: the electronic package of examples 1-6, wherein the first pitch is equal to the second pitch.
Example 8: the electronic package of examples 1-7, wherein each through-substrate via is aligned with one of the plurality of vias.
Example 9: the electronic package of examples 1-8, wherein the first pitch is different from the second pitch.
Example 10: the electronic package of examples 1-9, wherein the pitch transition from the first pitch to the second pitch is implemented in the dielectric substrate.
Example 11: the electronic packages of examples 1-10, wherein the young's modulus of the reinforcement layer is greater than the young's modulus of the dielectric layer.
Example 12: the electronic packages of examples 1-11, wherein the young's modulus of the stiffener is between 60GPa and 100 GPa.
Example 13: the electronic packages of examples 1-12, wherein the enhancement layer has a Coefficient of Thermal Expansion (CTE) between 2ppm and 10 ppm.
Example 14: the electronic package of examples 1-13, further comprising: a first die over the dielectric substrate; a second die over the dielectric substrate, wherein the first die is electrically coupled to the second die through the component.
Example 15: the electronic package of examples 1-14, wherein an edge of the reinforcing substrate is substantially coplanar with an edge of the dielectric substrate.
Example 16: the electronic package of examples 1-15, wherein an edge of the reinforcing substrate is recessed from an edge of the dielectric substrate.
Example 17: an electronic system, comprising: a plate; an interposer over the plate; and an electronics package over the interposer, wherein the electronics package comprises: a reinforcing substrate; a plurality of through substrate vias through the reinforcement substrate; a dielectric substrate over the boost substrate; a cavity into the dielectric substrate; and a component in the cavity.
Example 18: the electronic system of example 17, further comprising: a first die over the electronic package; and a second die over the electronic package.
Example 19: the electronic system of example 17 or example 18, wherein the first die is electrically coupled to the second die through the component.
Example 20: the electronic system of examples 17-19, wherein the electronic package further comprises: a dielectric layer over the dielectric substrate, wherein vias are formed through the dielectric layer.
Example 21: the electronic system of examples 17-20, wherein the plurality of through substrate vias has a first pitch, and wherein the vias have a second pitch.
Example 22: the electronic system of examples 17-21, wherein the first pitch is equal to the second pitch.
Example 23: the electronic system of examples 17-22, wherein the first pitch is different from the second pitch.
Example 24: the electronic system of examples 17-23, wherein the component includes pads, and wherein the pads have a third pitch that is less than the first pitch and the second pitch.
Example 25: a method of forming an electronic package, comprising: attaching a glass layer to a carrier; disposing a dielectric substrate over the glass layer; embedding the component in a dielectric substrate; releasing the glass layer from the carrier; and attaching the first die and the second die to the component.
Example 26: the method of example 25, wherein embedding the component in the dielectric substrate comprises: forming a cavity in a dielectric substrate; placing the component into the cavity; and disposing a dielectric layer over the component.
Example 27: the method of example 26, wherein embedding the component in the dielectric substrate comprises: disposing a dielectric substrate layer over the glass layer; placing a component on a layer of a dielectric substrate; one or more dielectric layers are stacked over the component.
Example 28: the method of example 26 or example 27, wherein embedding the component in the dielectric substrate comprises: disposing the component directly on the glass layer; and stacking one or more dielectric layers over the component.
Example 29: the method of examples 26-28, wherein the electronic package is singulated prior to attaching the first die and the second die to the component.
- 上一篇:一种医用注射器针头装配设备
- 下一篇:封装结构