阅读说明：本技术 电子器件 (Electronic device ) 是由 T·法伊希廷格 J·皮希勒 N·赖默 M·卡伊尼 M·施魏因茨格 于 2019-01-30 设计创作，主要内容包括：本发明说明一种电子器件,所述电子器件具有至少一个第一载体和至少一个半导体芯片。(The invention relates to an electronic component having at least one first carrier and at least one semiconductor chip.)

1. An electronic device having at least one first carrier and at least one semiconductor chip, wherein the first carrier has a cavity in which the semiconductor chip is arranged.

2. The device according to the preceding claim, further having a second carrier and/or a cooling element, wherein the second carrier and/or the cooling element is arranged on the first carrier and covers the semiconductor chip in the cavity.

3. The device of claim 1 or 2, wherein the semiconductor chip is arranged completely sunken in the cavity.

4. The device of claim 1 or 2, wherein a semiconductor chip is partially sunken in the cavity.

5. The device according to any of the preceding claims, wherein the first carrier and/or the second carrier have one or more of the following features:

electrically conductive or electrically insulating ceramic material, in particular selected from AlN, BN, Al₂O₃、SiC、SiN、ZnO、BeO；

A metal layer on at least one surface, in particular on at least one surface facing or facing away from the further carrier, which particularly preferably has a material selected from Cu and/or Ag, W, Mo, Ti, Au, Ni, Zn and mixtures and alloys thereof;

-at least one electrical and/or thermal via and/or at least one internal electrode and/or printed conductor;

-at least one functional component.

6. The device according to any of the preceding claims, wherein the first and/or second carrier has a thermal via providing an integrated thermal connection to a cooling system.

7. The device according to any of the preceding claims, wherein a cooling element is arranged on a surface of the first and/or second carrier.

8. The device according to the preceding claim, wherein the cooling element is configured as an air cooler with a cooler with integrated heat sink, as a heat sink and/or as a water cooler.

9. A device according to any of the preceding claims, wherein a connection layer is arranged at least between the first and second carriers and/or at least between one of the carriers and a cooling element.

10. The device according to the preceding claim, wherein the connection layer has one or more of the following materials:

-a glass, which is,

metals, in particular selected from micro-silver, Ag, Au, AuSn, SnAgCu, Cu-Si₃N₄-one or more of Cu,

ceramics, e.g. Si₃N₄And/or the presence of AlN,

thermally conductive adhesives, e.g. filled with Si₃N₄And/or the epoxy resin of A1N.

11. The device according to any of the preceding claims, wherein the first carrier and/or the second carrier are constructed in a multilayer technology.

12. The device according to any of the preceding claims, wherein the second carrier has a printed circuit board.

13. The device according to any of claims 5 to 12, wherein the at least one functional component has one or more of the following elements:

-a PTC element which is arranged in a manner such that,

-an NTC element for transmitting the signal,

-a variable resistance

-an electrical conductor,

-a multi-layer device having a plurality of layers,

-an inductance of the inductor,

-a capacitance of the capacitor,

-ohmic resistance.

14. The device according to any of claims 5 to 13, wherein the at least one functional component is arranged in the cavity in the form of a discrete member.

15. The device according to any of claims 5 to 13, wherein the at least one functional component is constituted by a partial region of the first and/or second carrier.

16. The device according to any of the preceding claims, wherein the first carrier is built in a multilayer technology and a second carrier is arranged on the first carrier, the second carrier covering the semiconductor chips in the cavities and the second carrier having a printed circuit board and/or being built in a multilayer technology.

Technical Field

An electronic device is described. For example, the electronic device may be configured as a power module having an integrated functional structure.

Background

There are attempts to produce electronic components, in particular power modules, so-called "System power packages", which have a high power density and a high mechanical and in particular thermomechanical load when miniaturized. In this case, this trend, for example in the case of applications with power semiconductors and LEDs ("light-emitting diodes"), is toward higher operating temperatures, i.e. from approximately 125 ℃ to 175 ℃ or more.

Glass and/or epoxy based lamination techniques for manufacturing so-called power PCBs (PCB: "printed circuit boards") allow the integration of thermally conductive structures as well as passive and active components via so-called "Embedding processes". However, a limitation is, for example, the lack of realizability of very small thermal resistance.

Due to the low thermal conductivity of glass ceramics, LTCC technology (LTCC: "low temperature cofired ceramics") based on glass ceramics is also very limited in achieving thermal conduction paths.

Whereas AlN-based technologies, which can have good heat-conducting capacity, are currently limited to surface-mounted components, such as wire-bonded or soldered components by means of SMD technology (SMD: "surface-mounted device").

The TSV technology (TSV: "through-silicon via" technology) enables a very high integration level. Due to the reduced strength (less than 200 MPa), this technique can only be used to a limited extent for MEMS applications (MEMS: microelectromechanical systems), and not for power modules with high thermo-mechanical load profiles.

Disclosure of Invention

At least one task of certain embodiments is to provide an electronic device.

This object is achieved by the subject matter according to the independent patent claims. Advantageous embodiments and developments of the subject matter are characterized in the dependent claims and can also be gathered from the following description and the drawings.

According to at least one embodiment, an electronic device has at least one semiconductor chip. The semiconductor chip may, for example, have transistors or else be transistors, for example IGBTs ("insulated-gate bipolar transistors") or MOSFETs ("metal oxide semiconductor field-effect transistors"). Furthermore, the semiconductor chip can also have another semiconductor component, in particular a power semiconductor component and/or an optoelectronic semiconductor chip, such as a light-emitting diode chip, or such a component. The semiconductor chip may be based on SiC, GaAs or GaN, for example, i.e. a SiC, GaAs or GaN chip.

Furthermore, the electronic device may have at least one first carrier. Here and in the following, the carrier may also be referred to as substrate, substrate carrier or structural ceramic. The electronic device may also be referred to as a system in package.

The first carrier may have a cavity in which the semiconductor chip is arranged. In particular, the semiconductor chip can be arranged completely sunk in the cavity. If the component is arranged completely sunk in the cavity, this means in particular that the cavity has a greater depth than the thickness of the component, including possible connection layers for electrically and/or mechanically mounting the component. Alternatively, the semiconductor chip may be arranged partially sunk in the cavity. In other words, the cavity may have a depth smaller than the thickness of the semiconductor chip, so that the semiconductor chip partially protrudes from the cavity. Furthermore, the first carrier may have a flat surface completely surrounding the cavity.

Furthermore, the electronic component can have a second carrier and/or a cooling element, wherein the second carrier and/or the cooling element is arranged on the first carrier and covers the semiconductor chip in the cavity. In particular, the semiconductor chip may be hermetically enclosed in the cavity. If the semiconductor chips are arranged partly sunk in the cavities in the first carrier and have portions projecting from the cavities of the first carrier, the second carrier or the cooling element can have corresponding cavities in which the projecting portions of the semiconductor chips are arranged. Particularly preferably, in this case the cavity of the first carrier and the cavity of the second carrier or the cooling element can be constructed symmetrically.

The first carrier and/or the second carrier may have one or more of the following features:

1. electrically conductive or electrically insulating ceramic material, in particular from the group consisting of AlN, BN, Al₂O₃、SiC、SiN、ZnO、BeO。

2. A metal layer on at least one surface, in particular on at least one surface facing toward or away from the semiconductor chip, the further carrier or the cooling element, the metal layer particularly preferably having a material selected from the group consisting of Cu, Ag, W, Mo, Ti, Au, Ni, Zn and mixtures and alloys thereof. In particular, at least one of the carriers may have a ceramic material arranged between two metal layers.

3. At least one electrical and/or thermal via and/or at least one internal electrode and/or conductor track, for example, having a material selected from the group consisting of Cu, Ag, W, Mo, Ti, Au, Ni, Zn, in this case preferably Ag and/or Cu and particularly preferably W, as well as mixtures and alloys with one or more of the aforementioned materials. The wiring structure and the wiring level can be formed in at least one of the carriers by means of electrical vias, internal electrodes and conductor tracks. In this case, at least one part of the carrier together with a suitable ceramic material can also have electrical functionality, for example in the form of a varistor, a PTC element and/or an NTC element. Thermal vias may be present to improve heat dissipation. Furthermore, the first and/or second carrier may be constructed in a multilayer technology. In particular, the corresponding support can be produced by means of LTCC or HTCC technology.

4. At least one functional device. At least one functional component may have or may be a passive or active electronic or electrical element. The at least one functional component may in particular have one or more of the following elements:

-a PTC element which is arranged in a manner such that,

-an NTC element for transmitting the signal,

-a variable resistance

-an electrical conductor,

-a multi-layer device having a plurality of layers,

-an inductance of the inductor,

-a capacitance of the capacitor,

-ohmic resistance.

The at least one functional component may be constructed in the form of a discrete component integrated in the first or second carrier. Alternatively, the at least one functional component may be formed by a partial region of the first and/or second carrier. In this case, the first or second carrier can have a ceramic material and internal electrode layers in the partial region, which form the functional component.

In the case of a separate component, at least one functional component can preferably be arranged, in particular completely or partially sunk, in a cavity in the first or second carrier, alone or together with at least one or more other functional components. The cavity may adjoin the upper side of the carrier or may also be formed in the interior of the carrier. In particular, the at least one functional component and also the semiconductor chip can be wired by means of vias, internal electrodes and conductor tracks formed in the respective carrier. In particular, a plurality of identical or different functional components can be integrated in the first and/or second carrier. The one or more components can be encapsulated particularly preferably hermetically by being arranged in one or more cavities, for example by a cavity inside the carrier or by a cavity at the upper side of the carrier which is covered and sealed by a further carrier, a metal layer and/or a cooling element.

Furthermore, cooling elements may be arranged on the surface of the first and/or second carrier. The cooling element can particularly preferably be arranged on the upper side of the respective carrier facing away from the semiconductor chip. Furthermore, cooling elements, which may be, for example, radiators, air coolers and/or water coolers, may also be arranged on each carrier, respectively. The cooling element can have, for example, a cooler, preferably of metal or made of metal, which has cooling fins, cooling ribs or other surface enlarging structures on the outside.

Furthermore, a connection layer can be arranged at least between the first and the second carrier and/or at least between the carrier and the cooling element. The tie layer may have one or more of the following materials:

-a glass;

metals, in particular selected from micro-silver (μ Ag) for example for sintered layers, Ag, Au for example for Thermosonic Bonding (Thermosonic Bonding) based connection techniques, AuSn for example for thermocompression Bonding based connection techniques, SnAgCu, Cu-Si for example for soldering₃N₄-Cu；

Ceramics, e.g. Si₃N₄Or preferably AlN;

thermally conductive adhesives, e.g. filled with Si₃N₄And/or AlN epoxy.

Furthermore, it may also be possible for the second carrier to have a printed circuit board (PCB: "printed circuit board") or to be constructed as a printed circuit board.

The electronic device described herein allows the integration of active and passive functional structures or components into a thermal substrate while ensuring thermal and/or electrical connection of the structures or components at/in the substrate, for example by means of thermally and/or electrically conductive vias, and the possibility of external contacting of the overall system thus created, in particular in a thermal and/or electrical manner. Furthermore, the electronic components can be miniaturized at higher power densities and at higher mechanical, in particular thermomechanical loads, and can be operated at temperatures of up to 175 ℃ or more.

The electronic component can furthermore achieve a good adaptation to the thermomechanical expansion between the functional component and the structural ceramic and the cooling system. Furthermore, simplified production is also possible by using as few different connection or bonding methods as possible for the system encapsulation, and by largely using so-called co-firing processes, such as HTCC ("high temperature co-fired ceramic") or LTCC ("low temperature co-fired ceramic"), in particular for producing the carrier and its electrical and/or thermal vias, conductor tracks and internal electrodes in single-layer or multilayer structures.

Furthermore, the electronic component can make it possible to use the substrate ceramic for mapping passive functions, such as in particular capacitor and/or conductor functions, in particular also varistor functions in the case of a ZnO-based carrier, by suitable selection of the substrate ceramic or parts of the substrate ceramic, by suitable configuration of the internal electrodes and possible cavity designs in the substrate geometry, in particular also in the substrate internal geometry design, and possibly other passive functions, in particular functions such as, for example, varistors and/or PTC components and/or NTC components (PTC: "positive temperature coefficient", positive temperature coefficient thermistor; NTC: "negative temperature coefficient, thermistor).

In particular, the electronic devices described herein may have one or more of the following features:

the first carrier and/or the second carrier are/is designed as a thermal substrate, in particular as a multilayer substrate, which has one or more cavities and one or more integrated functional components.

-directly thermally connecting the functional component to a cooling system, in particular one or more cooling elements.

-hermetically encapsulating the functional component.

In particular, the cooling element can be configured to compensate for thermomechanical stresses symmetrically by using the first carrier in combination with the second carrier and/or by arranging two cooling elements on different sides of the first carrier or of a combination of two carriers.

Better thermal conductivity can be fully exploited by symmetrically connecting the semiconductor chips.

The presently described technology enables the construction of electronic devices, in particular compact power modules, such as IGBT modules or power MOSFET modules, which have one or more of the following advantageous properties compared to the prior art:

-higher mechanical robustness;

-higher power density;

-lower thermal resistance;

-an improved adaptation of the thermal expansion difference between the component and the thermostructural ceramic;

better connection possibilities to the cooling system;

simplified manufacturing process.

Drawings

Further advantages, advantageous embodiments and improvements result from the examples described below with reference to the figures.

Figure 1 shows a schematic view of an electronic device according to an embodiment,

FIG. 2 shows a schematic view of an electronic device according to another embodiment, an

Fig. 3 shows a schematic view of an electronic device according to another embodiment.

Detailed Description

In the embodiments and the figures, elements that are identical, similar or that function in the same way, respectively, may be provided with the same reference numerals. The elements shown and their dimensional relationships to each other are not to be considered to be proportional, but rather individual elements, such as layers, members, devices and regions may be shown excessively large for better representational and/or for better understanding.

An embodiment for an electronic device 100 is shown in fig. 1.

The electronic component 100 has a first and a second carrier 1, 1' in the form of thermally conductive substrates, each having a ceramic part with a thermally conductive ceramic material, for example AlN, in particular a multilayer AlN, BN, Al₂O₃SiC, SiN, ZnO and/or BeO. The carrier 1, 1' has a metal layer 6, for example a material selected from the group consisting of Cu, Ag, W, Mo, Ti, Au, Ni, Zn and mixtures and alloys thereof, on the upper side of the ceramic part. In particular, the carriers 1, 1' can each be constructed as shown in the form of a sandwich structure, wherein ceramic pieces are arranged between the metal layers 6.

The carrier 1, 1' is constructed in particular in multilayer technology, in particular LTCC or HTCC, and has integrated internal electrodes and conductor tracks 9 and electrical and thermal vias 8. The conductor tracks and the electrical connection vias form a wiring structure and a wiring level in the carrier 1, 1', while the thermal vias provide an integrated connection to the cooling system. For this purpose, a cooling element 2, which is purely exemplary configured as an air cooler with a cooler having integrated cooling fins, is applied to the outside of the laminate consisting of the first and second carriers 1, 1'. Furthermore, radiators and/or water coolers are also possible. The thermal vias 8 of the second carrier 1 'enable efficient transport of heat from the semiconductor chips 3 described below to the cooling elements 2 arranged on the second carrier 1'.

The carrier 1, 1' has cavities 5 in the ceramic material and/or in the metal layer 6 for integrating the semiconductor chip 3 and the functional component 4. In the exemplary embodiment shown, the first carrier 1 has a cavity 5 in the metal layer 6 and the ceramic material, wherein a semiconductor chip 3, for example a transistor chip, such as an IGBT or a MOSFET, another power semiconductor component or a light-emitting diode chip, is arranged in a sunken manner in the cavity and is electrically and thermally connected via the previously described wiring structure. Active or passive functional components 4 are arranged in other similar cavities 5. The cavity 5 may be particularly preferably configured precisely (passgenau) in view of the semiconductor chip 3 or the component 4.

By arranging the second carrier 1' above the cavity 5 of the first carrier 1, the components arranged in the cavity can be hermetically encapsulated. The second carrier 1' has a cavity 5 in the metal layer 6, wherein the functional component 4 is likewise arranged in the cavity and is electrically and thermally connected. By arranging one of the cooling elements 2 above it, the cavity can also be hermetically sealed. As is indicated in the case of the cavity 5 for the semiconductor chip 3, the cavity 5 can be filled with a potting 10 in the form of a thermally conductive filler, for example a thermally conductive plastic material. Furthermore, the potting material may also have or may be a finely ground ceramic powder, for example AlN, or a matrix material, such as glass or plastic with embedded ceramic powder (for example AlN). The functional components 4 may be identical or different and may for example be selected from PTC elements, NTC elements, varistors, electrical conductors, multilayer devices, inductors, capacitors, ohmic resistors.

The connection layer 7 is arranged between the carriers 1, 1 'and between one of the carriers 1, 1' respectively and the cooling element 2 arranged thereon. The connecting layers 7 can all be of identical or different design andmay for example have a glass, metal or ceramic material, e.g. Si₃N₄AlN, Ag, Au, AuSn and/or SnAgCu. Furthermore, thermally conductive adhesives are also possible. Advantageous connection techniques may be, for example, the following:

-ceramic-glass-ceramic;

ceramic-metal-ceramic, in particular silver sintering with μ Ag, thermosonic bonding with Au, thermocompression bonding with AuSn, SnAgCu, Cu-Si₃N₄-soldering of Cu.

Fig. 2 shows a further exemplary embodiment for an electronic component 100 which, in addition to a semiconductor chip 3 which can be designed as a power semiconductor and/or as a flip chip, has a multiplicity of functional components 4-1, 4-9 in cavities in a first and a second carrier 1, 1 'or formed by partial regions of the first or second carrier 1, 1', wherein the cavities are not provided with reference numerals for the sake of clarity. The number of functional components 4-1, 4-9, the connection (Anbindungsweise) and the wiring shown are to be understood purely exemplary and may differ from the embodiment shown in fig. 2.

In contrast to the previous embodiments, the electronic device 100 shown in fig. 2 has no cooling elements. Instead of this, there may also be a cooling element as described in connection with fig. 1. The first and second carrier 1, 1' are each produced in a multilayer technology and form a ceramic substrate from a substrate ceramic, for example the ceramic materials mentioned in connection with the preceding exemplary embodiments.

The functional components 4-1, 4-9 may be identical or different and may for example be selected from active or passive components, such as PTC elements, NTC elements, varistors, electrical conductors, multilayer devices. In particular, in the embodiment shown, the components 4-1, 4-5 are passive components. In the embodiment shown, both components 4-1 and 4-4 are SMD mounted (SMD standard), wherein the component 4-4 is arranged in a non-conductive casting 10. Both components 4-2 and 4-5 are side SMD mounted, wherein the component 4-5 is likewise arranged in the non-conductive potting 10. The component 4-3 is vertical SMD mounted. The components 4-6 are configured as electrical conductors. The components 4-7 are designed as multilayer components with the substrate ceramic, which are formed by partial regions of the second carrier 1', while the components 4-8 are designed as multilayer components with the functional ceramic integrated in the carrier 1', which are formed by partial regions of the second carrier 1 '. The components 4-9 are passive devices configured as flip chips.

In addition to the components shown, functional components such as resistance, inductance, and/or capacitance may be implemented via paste in the illustrated embodiment.

As an alternative to the exemplary embodiment shown, the upper cooling element shown in fig. 1 can also be arranged directly on the first carrier and thus directly on the cavity in the first carrier, so that the electronic component then has only one carrier. Furthermore, the upper half, i.e. the second carrier and the cooling element arranged thereon in fig. 1, may also not be present, so that the electronic device may then have the half structure of the embodiment shown in fig. 1. Furthermore, the second carrier may also be configured as a PCB.

Fig. 1 and 2 show an exemplary embodiment for an electronic component, in which a semiconductor chip is arranged completely recessed in a cavity in a carrier. Fig. 3 shows a further exemplary embodiment for an electronic component 100, in which a semiconductor chip 3 is arranged partially in a recess in a cavity 5 in a first carrier 1. In this case, the cavity 5 has a depth smaller than the thickness of the semiconductor chip 3, so that the semiconductor chip 3 partially protrudes from the cavity 5. Above which a second carrier 1 'is arranged, said second carrier 1' having a respective cavity 5 in which the protruding portion of the semiconductor chip 3 is arranged. Particularly preferably, the chambers 5 of the first carrier 1 and the chambers 5 of the second carrier 1 'can be configured symmetrically, so that only half the positions are provided in each of the carriers 1, 1', as illustrated.

Furthermore, it may also be possible that the first carrier 1 and the second carrier 1' are symmetrical in view of their overall structure. The electronic device 100 may have further features, elements, characteristics and components according to the two previous embodiments.

The features and embodiments described in connection with the figures may also be combined with each other according to other embodiments, even if not all combinations are explicitly described. Furthermore, embodiments described in connection with the figures may alternatively or additionally have other features described in accordance with the description in the general section.

The invention is not limited to the embodiments described above by way of illustration of these embodiments. Rather, the invention encompasses any novel feature and any combination of features, which in particular encompasses any combination of features in the patent claims, even if this feature or this combination itself is not explicitly specified in the patent claims or exemplary embodiments.

List of reference numerals

1 first carrier

1' second vector

2 Cooling element

3 semiconductor chip

4. 4-1, 4-9 functional component

5 cavities

6 Metal layer

7 connecting layer

8 through hole

9 printed conductor

10 casting

100 electronic device.