Thin film transistor, manufacturing method thereof and display panel
阅读说明:本技术 薄膜晶体管及其制作方法、显示面板 (Thin film transistor, manufacturing method thereof and display panel ) 是由 张永晖 于 2019-08-27 设计创作,主要内容包括:本发明提供一种薄膜晶体管及其制作方法,所示薄膜晶体管包括:衬底基板;沟道层,设置在所述衬底基板上;第一栅极绝缘层,设置在所述沟道层上;第一栅极层,设置在所述第一栅极绝缘层上;第二栅极绝缘层,设置在所述第一栅极层与所述第一栅极绝缘层上;层间介质层,设置在所述第二栅极绝缘层上;源电极层和漏电极层,间隔设置在所述沟道层上;以及浮栅层,与所述漏电极层电连接。本发明的薄膜晶体管在第一栅极层附近的电场强度明显较低,使得ESD器件能够承受更高的击穿电压,薄膜晶体管(作为ESD器件)在ESD电路中具有更高的可靠性。(The invention provides a thin film transistor and a manufacturing method thereof, wherein the thin film transistor comprises: a substrate base plate; a channel layer disposed on the substrate base plate; a first gate insulating layer disposed on the channel layer; a first gate layer disposed on the first gate insulating layer; a second gate insulating layer disposed on the first gate layer and the first gate insulating layer; an interlayer dielectric layer disposed on the second gate insulating layer; the source electrode layer and the drain electrode layer are arranged on the channel layer at intervals; and a floating gate layer electrically connected to the drain electrode layer. The thin film transistor has obviously lower electric field intensity near the first grid layer, so that the ESD device can bear higher breakdown voltage, and the thin film transistor (as the ESD device) has higher reliability in an ESD circuit.)
1. A thin film transistor, comprising:
a substrate base plate;
a channel layer disposed on the substrate base plate;
a first gate insulating layer disposed on the channel layer;
a first gate layer disposed on the first gate insulating layer;
a second gate insulating layer disposed on the first gate layer and the first gate insulating layer;
an interlayer dielectric layer disposed on the second gate insulating layer;
the source electrode layer and the drain electrode layer are arranged on the channel layer at intervals; and
and the floating gate layer is electrically connected with the drain electrode layer.
2. The thin film transistor of claim 1, wherein the floating gate layer comprises: at least one of the first floating gate layer, the second floating gate layer and the third floating gate layer.
3. The thin film transistor according to claim 2, wherein distances from the third floating gate layer, the second floating gate layer, and the first floating gate layer to the source electrode layer are sequentially increased.
4. The thin film transistor of claim 2, wherein the first floating gate layer is disposed on the second gate insulating layer.
5. The thin film transistor of claim 2, wherein the second floating gate layer is disposed on the interlayer dielectric layer.
6. The thin film transistor according to claim 2, further comprising:
the planarization layer is arranged on the source electrode layer, the drain electrode layer and the interlayer dielectric layer;
the third floating gate layer is arranged on the planarization layer.
7. The thin film transistor according to claim 1, wherein the floating gate layer is disposed on a side close to the source electrode layer.
8. The thin film transistor of claim 1, wherein a material of the floating gate layer is at least one of molybdenum, titanium, aluminum, silver, and indium tin oxide.
9. A method of fabricating a thin film transistor, the method comprising:
providing a substrate base plate;
forming a channel layer on the substrate base plate;
forming a first gate insulating layer on the channel layer;
forming a first gate layer on the first gate insulating layer;
forming a second gate insulating layer on the first gate layer;
forming an interlayer dielectric layer on the second gate insulating layer;
forming a source electrode layer and a drain electrode layer which are arranged at intervals on the channel layer; and
a floating gate layer electrically connected to the drain electrode layer is provided.
10. The method of manufacturing a thin film transistor according to claim 6, wherein the floating gate layer comprises: at least one of the first floating gate layer, the second floating gate layer and the third floating gate layer.
11. The method of manufacturing a thin film transistor according to claim 7, wherein the step of forming a second gate insulating layer over the first gate layer further comprises:
depositing and forming a second gate layer on the second gate insulating layer;
the second gate layer forms the first floating gate layer through patterning processing.
12. The method for manufacturing a thin film transistor according to claim 7, wherein the step of forming the source electrode layer and the drain electrode layer spaced apart from each other on the channel layer further comprises:
and forming the second floating gate layer simultaneously with the formation of the source electrode layer and the drain electrode layer.
13. The method of manufacturing a thin film transistor according to claim 7, further comprising:
forming a planarization layer on the source electrode layer, the drain electrode layer and the interlayer dielectric layer;
forming a pixel electrode layer on the planarization layer; and
and forming the third floating gate layer at the same time of forming the pixel electrode layer.
14. A display panel comprising the thin film transistor according to any one of claims 1 to 8.
Technical Field
The invention relates to the technical field of display, in particular to a thin film transistor, a manufacturing method thereof and a display panel.
Background
In the flat panel display industry, during the manufacturing, testing, storage, transportation and assembly of semiconductor devices, instruments, materials and operators are prone to generate several kilovolts of electrostatic voltage due to friction. When a device comes into contact with these charged bodies, the charged bodies are discharged through the device Pin, resulting in device failure. An electrostatic discharge (ESD) circuit is a non-functional circuit placed beside a functional circuit, when electrostatic charges are injected into the functional circuit, the formed high voltage can instantly open the ESD circuit to lead out the electrostatic charges, thereby preventing the functional circuit from being broken down. It can be seen that ESD circuits, while not functionally functional in the circuit, are also indispensable.
The ESD circuit is usually manufactured together with the functional circuit, so theoretically, the ESD circuit should have breakdown performance similar to that of the functional circuit, and can destroy the electrostatic charges of the functional circuit and also destroy the ESD circuit. The consequence of the ESD circuit being broken down is:
the ESD circuit fails, and the functional circuit cannot be protected by ESD, which results in a reduction of yield.
ESD circuit devices are prone to damage due to thermal or electrical breakdown failure, which directly results in damage to functional circuits.
Therefore, it is very important to improve the breakdown resistance of the device in the ESD circuit.
In the current flat panel display circuit, no special design is carried out on an ESD device, and the basic component of the ESD device is a thin film transistor (namely a TFT device) similar to a pixel circuit in a display area. The ESD circuit cannot be optimized in material or process so as not to affect the normal driving of the display region. That is, one can only start with the structure of the ESD device. At present, the optimized design aiming at the ESD device structure does not exist in the flat panel display field.
Disclosure of Invention
In order to solve the above problem, embodiments of the present invention provide a thin film transistor, a method for manufacturing the thin film transistor, and a display panel, which can effectively solve the problem that an ESD device is broken down.
The embodiment of the invention provides a thin film transistor, a manufacturing method thereof and a display panel, wherein the thin film transistor comprises the following components: a substrate base plate; a channel layer disposed on the substrate base plate; a first gate insulating layer disposed on the channel layer; a first gate layer disposed on the first gate insulating layer; a second gate insulating layer disposed on the first gate layer and the first gate insulating layer; an interlayer dielectric layer disposed on the second gate insulating layer; the source electrode layer and the drain electrode layer are arranged on the channel layer at intervals; and a floating gate layer electrically connected to the drain electrode layer.
Further, the floating gate layer includes: at least one of the first floating gate layer, the second floating gate layer and the third floating gate layer.
Further, the distances between the third floating gate layer, the second floating gate layer, the first floating gate layer and the source electrode layer are sequentially increased.
Further, the first floating gate layer is disposed on the second gate insulating layer.
Furthermore, the second floating gate layer is arranged on the interlayer dielectric layer.
Further, the floating gate layer is arranged on one side close to the source electrode layer.
Further, the material of the floating gate layer is at least one of molybdenum, titanium, aluminum, silver and indium tin oxide.
Further, the thin film transistor further includes: the planarization layer is arranged on the source electrode layer, the drain electrode layer and the interlayer dielectric layer; the third floating gate layer is arranged on the planarization layer.
The embodiment of the invention also provides a manufacturing method of the thin film transistor, which comprises the following steps: providing a substrate base plate; forming a channel layer on the substrate base plate; forming a first gate insulating layer on the channel layer; forming a first gate layer on the first gate insulating layer; forming a second gate insulating layer on the first gate layer; forming an interlayer dielectric layer on the second gate insulating layer; forming a source electrode layer and a drain electrode layer which are arranged at intervals on the channel layer; and a floating gate layer electrically connected to the drain electrode layer.
Further, the floating gate layer includes: at least one of the first floating gate layer, the second floating gate layer and the third floating gate layer.
Further, the step of forming a second gate insulating layer on the first gate layer further includes: depositing and forming a second gate layer on the second gate insulating layer; the second gate layer forms the first floating gate layer through patterning processing.
Further, the step of forming a source electrode layer and a drain electrode layer spaced apart from each other on the channel layer further includes: and forming the second floating gate layer simultaneously with the formation of the source electrode layer and the drain electrode layer.
Further, the method further comprises: forming a planarization layer on the source electrode layer, the drain electrode layer and the interlayer dielectric layer; forming a pixel electrode layer on the planarization layer; and forming the third floating gate layer at the same time of forming the pixel electrode layer.
The embodiment of the invention also provides a display panel which comprises the thin film transistor.
The thin film transistor has the advantages that the electric field intensity of the thin film transistor near the first grid layer is obviously lower, so that an ESD device can bear higher breakdown voltage, and the thin film transistor (as an ESD device) has higher reliability in an ESD circuit.
Drawings
The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic view of a thin film transistor structure according to an embodiment of the present invention.
Fig. 2 is a schematic structural diagram of a thin film transistor according to a second embodiment of the present invention.
Fig. 3 is a schematic view of a thin film transistor structure according to a third embodiment of the present invention.
Fig. 4 is a schematic diagram of a tft structure according to a fourth embodiment of the present invention.
Fig. 5 is a flowchart of a method for manufacturing a thin film transistor according to an embodiment of the invention.
Fig. 6 is a flowchart of a method for manufacturing a first floating gate layer according to an embodiment of the invention.
Fig. 7 is a flowchart of a method for fabricating a second floating gate layer according to an embodiment of the invention.
Fig. 8 is a flowchart of a method for fabricating a third floating gate layer according to an embodiment of the invention.
Fig. 9 is a flowchart of a process for manufacturing a thin film transistor according to an embodiment of the invention.
Fig. 10 is a flowchart of a process for manufacturing a thin film transistor according to an embodiment of the invention.
Fig. 11 is a flowchart of a process for manufacturing a thin film transistor according to an embodiment of the invention.
Fig. 12 is a schematic structural diagram of a display panel according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, rather than all embodiments, and all other embodiments obtained by those skilled in the art without any inventive work based on the embodiments of the present invention belong to the protection scope of the present invention.
In the description of the present invention, it is to be understood that the terms "center", "longitudinal", "lateral", "length", "width", "thickness", "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", "clockwise", "counterclockwise", and the like, indicate orientations and positional relationships based on those shown in the drawings, and are used only for convenience of description and simplicity of description, and do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be considered as limiting the present invention.
Furthermore, the terms "first", "second" are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated, whereby features defined as "first", "second" may explicitly or implicitly include one or more of those features, in the description of the invention "plurality" means two or more unless explicitly defined otherwise.
As shown in fig. 1, a schematic view of a thin film transistor structure provided in an embodiment of the present invention includes: the semiconductor device includes a substrate 1, a
In one embodiment of the present invention, the substrate base plate 1 may be a glass base plate, but is not limited thereto. For example, the substrate 1 may also be a plastic substrate, or a substrate 1 made of PI material. In addition, the substrate 1 needs to be cleaned to remove foreign substances such as particles.
The
The first
The
The second
The
The
The
The floating
The floating
As shown in the second embodiment of fig. 2, the first floating gate layer 8 is disposed on the second
The thin film transistor has the advantages that the electric field intensity of the thin film transistor near the first grid layer is obviously lower, so that an ESD device can bear higher breakdown voltage, and the thin film transistor (as an ESD device) has higher reliability in an ESD circuit.
The floating gate layer in the thin film transistor, which is located at different positions, will be further described below by several embodiments.
Fig. 2 is a schematic structural diagram of a thin film transistor according to a second embodiment of the present invention. As shown in fig. 2, the floating
In the second embodiment, the thin film transistor includes: the semiconductor device includes a substrate 1, a
The substrate base plate 1 may be a glass base plate, but is not limited thereto. For example, the substrate 1 may also be a plastic substrate, or a substrate 1 made of PI material. In addition, the substrate 1 needs to be cleaned to remove foreign substances such as particles.
The
The first
The
The second
The
The
The
Fig. 3 is a schematic view of a thin film transistor structure according to a third embodiment of the present invention. As shown in fig. 3, the floating
Fig. 4 is a schematic diagram of a tft structure according to a fourth embodiment of the present invention. As shown in fig. 4, the floating
In addition to the above embodiments, the floating
In addition, the thin film transistor of the invention can be of a top gate structure or a bottom gate structure, and can achieve the functions and purposes.
As shown in fig. 5, an embodiment of the present invention further provides a method for manufacturing a thin film transistor, including:
step S510: a substrate 1 is provided.
The substrate 1 is cleaned to remove foreign matter such as particles.
In one embodiment of the present invention, the substrate base plate 1 may be a glass base plate, but is not limited thereto. For example, the substrate 1 may also be a plastic substrate, or a substrate 1 made of PI material.
Step S510: a
The thickness of the
Step S520: a first gate insulating layer is formed on the channel layer.
The thickness of the first
As shown in fig. 9, fig. 9 is a schematic structural diagram of the finished product in step S510 and step S520.
Step S530: a first
The thickness of the
Step S540: a second
The thickness of the second
As shown in fig. 10, fig. 10 is a schematic structural diagram of the completed steps S530 and S540.
Step S550: an
The thickness of the
Step S560: a
The thickness of the
Step S570: the floating
The floating
As shown in fig. 6, a method for manufacturing the first floating gate layer 8 according to an embodiment of the present invention includes:
step S540: a second
Referring to fig. 11, step S541: a second gate electrode layer 14 is formed on the second
Step S542: the second gate layer 14 forms the first floating gate layer 8 through a patterning process.
The first floating gate layer 8 is disposed on one side of the second
As shown in fig. 7, a method for manufacturing the second floating
step S560: a
Step S561: the second floating
The second floating
As shown in fig. 8, a method for manufacturing the third floating
step S560: a
Step S562: and forming a
Step S563: a
Step S564: the third floating
The third floating
As shown in fig. 12, an embodiment of the present invention further provides a
The
The thin film transistor has the advantages that the electric field intensity of the thin film transistor near the first grid layer is obviously lower, so that an ESD device can bear higher breakdown voltage, and the thin film transistor (as an ESD device) has higher reliability in an ESD circuit.
In summary, although the present invention has been described with reference to the preferred embodiments, the above-described preferred embodiments are not intended to limit the present invention, and those skilled in the art can make various changes and modifications without departing from the spirit and scope of the present invention, therefore, the scope of the present invention shall be determined by the appended claims.
- 上一篇:一种医用注射器针头装配设备
- 下一篇:电容器组结构、半导体封装结构及其制造方法